

The logo for the Electronic Components and Technology Conference (ECTC) is a white diamond shape with the letters 'ECTC' inside in a bold, sans-serif font. The background of the top half of the cover is a dark blue, futuristic circuit board with glowing orange and white lights.

The 2023 IEEE 73rd Electronic Components and Technology Conference

May 30 — June 2, 2023

2023 Conference Program & Exhibitor Listings

JW Marriott Orlando, Grande Lakes
Orlando, Florida USA



Sponsored by



Program Supported by

AT&S

For more information visit www.ECTC.net

WELCOME TO THE 73rd ECTC FROM THE GENERAL CHAIR AND PROGRAM CHAIR

On behalf of the Program and Executive Committee, it is my pleasure to invite you to IEEE's 73rd Electronic Components and Technology Conference (ECTC), which will be held at JW Marriott Orlando, Grande Lakes, Orlando, Florida from May 30 to June 2, 2023. This premier international annual conference, sponsored by the IEEE Electronics Packaging Society (EPS), brings together key stakeholders of the global microelectronic packaging industry, such as semiconductor and electronics manufacturing companies, design houses, foundry and OSAT service providers, substrate makers, equipment manufacturers, material suppliers, research institutions and universities, all under one roof. More than 1500 people attended ECTC 2022 in what was our first in-person event in three years.

At the 73rd ECTC, around 350+ technical papers are scheduled to be presented in 36 oral sessions and 5 interactive presentation sessions, including one interactive presentation session exclusively featuring papers by student authors. The oral sessions will feature selected papers on key topics such as wafer-level and fan-out packaging, 2.5D, 3D and heterogeneous integration, interposers, chiplets, advanced substrates, assembly, materials and thermal modeling, reliability, packaging for harsh conditions, packaging for quantum and AI applications, interconnections, packaging for high speed and high bandwidth, photonics, flexible and printed electronics. Interactive presentation sessions will showcase papers in a format that encourages more in-depth discussion and interaction with authors about their work. Authors from over twenty countries are expected to present their work at the 73rd ECTC, covering ongoing technology development within established disciplines or emerging topics of interest for our industry, such as additive manufacturing, heterogeneous integration, flexible and wearable electronics.

ECTC will also feature seven special sessions with invited industry experts covering several important and emerging topic areas. On Tuesday, five special sessions, 90 minutes each, are scheduled. On Tuesday morning, May 30th at 8:30 a.m. Tanja Braun, Fraunhofer IZM, and Przemyslaw Gromala, Robert Bosch GmbH, will chair the session on Advanced Packaging and Heterogeneous Integration Roadmap for Harsh Environment, followed by Thomas Gregorich, Infinera, and Chaoqi Zhang, Qualcomm chairing a special session at 10:30 a.m. on Copper Hybrid Bond Interconnections for Chip-to-Wafer Applications. On Tuesday afternoon at 1:30 p.m. Stéphane Bernabé, CEA-Leti, and Hiren Thacker, Cisco, will host a special session on the topic of Photonic Integrated Circuit Packaging, followed by a special session on the CHIPS Act, organized by Nancy Stoffel, GE Research, Jan Vardaman, TechSearch International, and William Chen, ASE.

As in previous years, HIR will host a parallel track throughout the day, with four exciting and complementary sessions on AI/ML in Package Co-Design for Chiplets Perspective, Heterogeneous Integration of MEMS & Sensors: Challenges and Opportunities; The CHIPS and Science Act; Additively Manufactured Electronics for Heterogeneous Integration.

On Tuesday evening, the Young Professionals reception will be organized by

Yan Liu, Medtronic. Next, Takashi Hisada, IBM, and Yasumitsu Orii, Rapidus, will co-chair the IEEE EPS Seminar on High-Density Substrates.

New this year, the following days (Wednesday-Friday) will kick off with a single-room special session from 8:00 a.m. to 9:15 a.m., which will then be followed by our traditional technical sessions with six parallel tracks. On Wednesday May 31st at 8 a.m., join us early to receive our Welcome message from our General Chair Ibrahim Guven, followed by a captivating presentation and Q&A session by our Keynote speaker Prof. Michael Manfra from Purdue University; the title of the Keynote is "Unlocking the Potential of Quantum Computers: Challenges and Opportunities in Electronic Devices, Interconnects, and Packaging".

At the end of the day, at 6:30 p.m., a special session/reception, co-hosted by ECTC and ITherm, will discuss workforce development for semiconductors and packaging. The panel will be chaired by Kim Yess, Brewer Science, Nancy Stoffel, GE Research, and Christina Amon, University of Toronto. This reception/panel event should not be missed.

On Thursday June 1st at 8 a.m., we will have the pleasure of starting the day with our ECTC Plenary Session, featuring an extensive panel of experts focused on next-generation millimeter-wave packaging. The 75-min session will be chaired by Kevin Gu, Metawave Corporation, and Ivan Ndip, Fraunhofer IZM / Brandenburg Technical University. Kitty Pearsall, Boss Precision, Inc., IEEE EPS President, and David McCann, Lyte, will chair the EPS President's ECTC panel session on Friday morning at 8 a.m. The session will focus on how photonics can enable the bandwidth densities with lower energy per bit in emerging SIP.

Supplementing the technical program, ECTC also offers Professional Development Courses (PDCs) and the ECTC Exhibition. Co-located with the IEEE ITherm Conference, the 73rd ECTC will offer 16 CEU-approved PDCs, organized by Kitty Pearsall and Jeffrey Suhling. The PDCs will take place on Tuesday, May 30th and are taught by distinguished experts in their respective fields. The ECTC Exhibition will showcase the latest technologies and products offered by leading companies in the electronic components, materials, packaging, and services fields. More than 120 exhibits will be open Wednesday and Thursday starting at 9 a.m. ECTC also offers attendees numerous opportunities for networking and discussion with colleagues during coffee breaks, daily luncheons, and nightly receptions.

Whether you are an engineer, a manager, a student, or an executive, ECTC offers something unique for everyone in the microelectronics packaging and components industry. I invite you to make your plans now to join us for the 73rd ECTC and to be a part of all the exciting technical and professional opportunities. I also want to thank our sponsors, exhibitors, authors, speakers, PDC instructors, session chairs, and program committee members, as well as all the volunteers who help make the 73rd ECTC a success. I look forward to meeting you at the JW Marriott Orlando, Grande Lakes, Orlando, Florida, May 30 – June 2, 2023.



Ibrahim Guven
73rd ECTC General Chair
iguven@vcu.edu



Florian Herrault
73rd ECTC Program Chair
floherrault@gmail.com

WELCOME FROM ECTC SPONSORING ORGANIZATION



On behalf of the IEEE Electronics Packaging Society, I am delighted to welcome you to the 73rd Electronic Components and Technology Conference – the world’s premier event for electronics packaging. Starting 73 years ago, ECTC continues to grow, innovate, and serve our community with an exciting technical program detailing the latest advances in electronics packaging. Building upon the outstanding event

from last in-person years and the very positive feedback to our virtual conferences, we expect attendance at ECTC 2023 to well exceed 1400 packaging professionals. This is a fantastic achievement. Our conference portfolio continues to find innovative ways to grow and serve our community. Together with ECTC and our Asia-Pacific flagship conference EPTC, to be held in December, EPS expects to reach similar well attended in-person conferences world-wide in 2023. These achievements would not be

possible without the dedication and commitment of our conference organizers and volunteers. I would like to express my sincere thanks to the ECTC Executive and Program Committees, members of the EPS Board of Governors, volunteers from the EPS Society, and the ECTC and EPS staff for their outstanding efforts in bringing you this year’s exciting event. We are fortunate to have such an enthusiastic team that keeps finding new ways to serve the electronic packaging community. May I also thank our authors, presenters, and sponsors for their contributions to this year’s event. It is very rewarding to see the significant benefits that events such as ECTC have on the Electronics Packaging Society, our industry, and our members. In addition to conferences, EPS has been implementing its exciting plans for membership, chapters, publications, education, and technology to provide a unique service to our members worldwide. You can find more information about these activities at the EPS website. Finally, may I thank you for attending this year’s ECTC. Enjoy the conference, and I look forward to meeting you again at one of our future events.

Kitty Pearsall
EPS President 2022-2023

TABLE OF CONTENTS

Welcomes	2–3	Sponsorship Opportunities	9
Conference Policies and Guidelines	3	Program Sessions with Oral Presentations	10–21
Registration and General Information	4	Program Sessions with Interactive Presentations	22–25
Luncheons	4	Exhibition	26–41
Receptions	5	Committee Rosters	42–45
Mobile App	5	ECTC 2024 First Call for Papers	46
Heterogeneous Integration Roadmap Workshop	6	Conference Sponsors	47–48
Special Sessions and Seminars	6–7	Hotel Floor Plan	49
Professional Development Courses	8	ECTC 2024 Location	50
Committee Meetings	8	Conference at a Glance	51
Best Paper Awards	9		

Conference organizers reserve the right to cancel or change this program without prior notice.

CONFERENCE POLICIES AND GUIDELINES

Badges

Conference attendees **MUST** wear the official conference badge to be admitted to all training courses, sessions, seminars, meals, exhibits and IP areas, and all conference sponsored social functions.

Medical Services

For emergency medical services, locate any hotel phone, whether in your room or elsewhere in the hotel, and follow its directions for emergencies. If no phone can be located, please locate the nearest hotel staff or ECTC staff for assistance with your emergency. The closest available hotel staff person may be at the front desk.

Personal Property

The hotel’s safety deposit box is available for storing your valuables; particularly cash and jewelry. If there is a mini-safe in your room, you should consider using it.

Smoking Policy

Please follow hotel policies and signs regarding this. Smoking is also **NOT** permitted at any ECTC activities including, but not limited to, functions, events, sessions, seminars, meals, exhibits and IP areas, and all conference social functions. Thank you for your consideration and cooperation.

REGISTRATION AND GENERAL INFORMATION

REGISTRATION LOCATION AND HOURS

ECTC registration is located at the Grande Registration Desk in the JW Marriott Grande Lakes, across from Mediterranean 3 (lobby level).

Monday, May 29, 2023 – 3:00 p.m. - 6:00 p.m.

Tuesday, May 30, 2023 – 6:45 a.m. - 7:45 p.m.*

(From 6:45 a.m. – 8:15 a.m. registration is for morning session PDC and Special Session Attendees)*

Wednesday, May 31, 2023 – 6:45 a.m. - 4:00 p.m.

Thursday, June 1, 2023 – 7:00 a.m. - 4:00 p.m.

Friday, June 2, 2023 – 7:00 a.m. - 12:00 p.m.

On Tuesday, May 30th light morning refreshments will be provided from 6:45am – 7:30am. Come pick up your registration materials EARLY and grab a bite to eat before our PDC's and Special Sessions start!

***The above schedule for Tuesday will be vigorously enforced to prevent attendees from being late for their courses and sessions. Please make sure to take advantage of the 6:45am start time as registration becomes very congested prior to the start of morning programming.**

DOOR REGISTRATION FEES

[Door Registration with Proceedings Download](#)

IEEE Member Pricing

JOINT (full ECTC + ITherm conference)	\$1250
IEEE Member Full Registration	\$950
IEEE Member Speaker / Session Chair	\$850
IEEE Member One Day	\$625
IEEE Member Speaker One Day	\$550

Non-Member Pricing

JOINT (full ECTC + ITherm conference)	\$1500
Non-Member Full Registration	\$1150
Non-Member Speaker / Session Chair	\$850
Non-Member One Day	\$625
Non-Member Speaker One Day	\$550

Student

Student Speaker

Tuesday Professional Development Courses

IEEE Members

Tuesday AM or PM Course with luncheon

Tuesday All-Day Courses with luncheon

Non-Members

Tuesday AM or PM Course with luncheon

Tuesday All-Day Courses with luncheon

Tuesday Student All-Day Courses with luncheon

Extra Luncheon Tickets for Each Day

PROFESSIONAL DEVELOPMENT COURSE INSTRUCTORS BREAKFAST

7:00 a.m. Tuesday

Room Location: Cordova 5 – 6; lower level

PDC Instructors and Proctors are required to attend a briefing breakfast.

SESSION CHAIRS AND SPEAKERS BREAKFAST

7:00 a.m. Wednesday thru Friday

Room Location: Palazzo E

Session Chairs and speakers are requested to attend a complimentary continental breakfast on the morning of their sessions/presentations. At this time, presentations will be transferred to the conference PC.

SPEAKER PREP ROOM

7:00 a.m. – 5:00 p.m., Tuesday – Friday

Room Location: Brava, lower level

Speakers should prepare and review their digital presentations within the allotted times above.

(It is extremely important to assure that your presentation, presentation software and computer work flawlessly with the digital projector provided.)

GENERAL INFORMATION

Hotel Concierge

The Hotel Concierge, located in the hotel lobby, can direct you to various types of entertainment or restaurants, or give suggestions for that special night out. The Concierge can help to make your visit and conference experience a memorable one!

Press Room

Press Interviews will be scheduled on an as-requested basis. To coordinate an interview with conference leadership or presenting technical experts please contact ECTC Publicity Chair, Eric Perfecto, at eperfecto@gmail.com or (845) 475-1290.

LUNCHEONS

(Room Location: Mediterranean 4 & 5)

This year ECTC will be offering a daily luncheon (Tuesday – Friday) for all attendees registered for the full conference. Lunch tickets, found in your registration badge holder, must be presented for entrance into the lunch room. Lost lunch tickets will cost \$75 to replace. Please come and enjoy time with other attendees and colleagues in the industry!

Lunch times will vary, see below for specific details for each day.

Tuesday: 12:00 Noon – 1:15 p.m.

Wednesday: 12:45 p.m. – 1:45 p.m.

Thursday: 12:45 p.m. – 1:45 p.m.

Sponsored by: The IEEE Electronics Packaging Society

Friday: 12:45 p.m. – 1:45 p.m.

Don't miss out on this lunch! We will be raffling off several prizes including a hotel stay, free conference registrations, and many other industry gadgets!

General Chair's Speakers Reception

Tuesday, May 30, 2023 • 6:00 p.m. – 7:00 p.m.
(by invitation only)

ECTC Student Reception

Tuesday, May 30, 2023 • 5:00 p.m. – 6:00 p.m.
Location: Outside: Mediterranean 4 & 5 Porte Cochere



Hosted by Texas Instruments, Inc.

Students, have you ever wondered what career opportunities exist at Texas Instruments and in the industry, and how you could use your technical skills and innovative talent? If so, you are invited to attend the ECTC Student Reception, where you will have the opportunity to talk to industry professionals about what helped them succeed in their first job search and reach their current positions. During this reception, you can enjoy good food while networking with industry leaders and achievers. Don't miss your opportunity to interact with people who you might not have the chance to meet otherwise! You will also be able to submit your resumes to our sponsoring partners.

Exhibition Reception

Wednesday, May 31, 2023 • 5:30 p.m. – 6:30 p.m.
Location: Coquina Ballroom
Open to all conference attendees.

73rd ECTC Gala Reception

Thursday, June 1, 2023 • 6:30 p.m.
Location: Outside: Valencia (lower level)



Sponsored by Koh Young Technologies, Inc.

All registered attendees and their guests are invited to attend.

EPS Worldwide Chapter Officer Meeting

Please attend in person if you are an officer of EPS Chapter or EPS student Chapter.

(Online by invitation)

Thursday June 1, 2023 • 7:00 a.m. – 8:00 a.m.
Room: Cordova 6

Chapter Program Director: Toni Mattila
Reg 1-7 and 9: Annette Teng
Reg 8: Tanja Braun
Reg 10: Andrew Tay



ECTC Mobile App

ECTC is pleased to announce that a free mobile app "Whova" is available again this year. The app provides information on schedules for our technical program and PDCs as well as exhibitors, sponsors, and venue maps. The app also features tools to set your schedule, so you don't miss presentations important to you, social interaction functions, and the ability to provide ratings on presentations that are used in selecting candidates for best paper awards. The app is available for iOS and Android devices from their respective app stores by searching "Whova". After downloading the Whova app please log in using the email address you used to register for ECTC, and the ECTC content will appear automatically. Alternatively, a generic app invitation code will be made available onsite at the conference for attendees.



New This Year

We are proud to announce that a selection of papers will be invited to be published as journal publications in the IEEE Transactions on Components, Packaging, and Manufacturing Technology after the conference. The journal manuscript will have to follow the Transaction guidelines.

73rd ECTC CONFERENCE OVERVIEW

2023 ECTC Special Session on Advanced Packaging for Harsh Environments

Advanced Packaging and Heterogeneous Integration Roadmap for Harsh Environment – Current Status and Opportunities

Tuesday, May 30, 2023, 8:30 a.m. – 10:00 a.m.

Chairs: Tanja Braun, Fraunhofer IZM, and Przemyslaw Gromala, Robert Bosch GmbH

Palazzo D



Electronic components and systems are among the main contributors to the most innovative ideas and products of today's world. In the automotive industry, electronic components and systems are accountable for more than 80% of all innovation. When we think about highly automated and autonomous systems, advanced packaging is a must. Nowadays, most advanced electronic components such as CPUs or GPUs are being introduced into harsh environments such as automotive, avionics or space applications almost at the same time as in consumer products. Therefore, in our special session, we would like to discuss with the top experts from industry and academia what the current status and opportunities are for advanced packaging for harsh environments.

Ramesh S., General Motors; Giuseppe Barone, Robert Bosch GmbH; Vikas Gupta, ASE US, Inc.; Dae-Woo Kim, Samsung; Shin-Puu Jeng, TSMC; Ram Trichur, Henkel; Kouchi Zhang, TU Delft; Vanessa Smet, Georgia Tech

2023 ECTC Special Session on Hybrid Bonding

Copper Hybrid Bond Interconnections for Chip-to-Wafer Applications

Tuesday, May 30, 2023, 10:30 a.m. – 12:00 p.m.

Chairs: Thomas Gregorich, Infineon, and Chaoqi Zhang, Qualcomm

Palazzo D



This Special Session will explore the applications, requirements, and challenges of Copper Hybrid Bonds (CHB) for Chip-to-Wafer (C2W) applications. Wafer-to-wafer CHB has been in HVM for many years and continues to expand. While C2W is in production, challenges remain. This panel

will discuss challenges and solutions for the expanded use of C2W Copper Hybrid Bonds.

The session will include a moderator and speakers, each with a 10-minute presentation followed by a joint 20-minute Q&A session.

Jan Vardaman, TechSearch International; Eric Beyne, IMEC; Xavier Brun, Intel; Kenneth Larsen, Synopsys; Raja Swaminathan, AMD; Thomas Uhrmann, EVG; Chris Scanlan, Besi

2023 ECTC Special Session on Photonics Packaging

Photonic Integrated Circuit Packaging: Challenges, Pathfinding, and Technology Adoption

Tuesday, May 30, 2023, 1:30 p.m. – 3:00 p.m.

Chairs: Stéphane Bernabé, CEA-Leti, and Hiren Thacker, Cisco

Palazzo D



Photonic integrated circuit (PIC) technologies are proliferating into many application spaces; from hyperscale data center, high-performance computing to sensing including LiDAR. Packaging remains the greatest challenge to high-volume manufacturing

at high throughput and yield. The main challenges are: Optical coupling, TSV

integration for chiplet or photonic interposer approaches, laser integration, thermal management, manufacturability, and reliability. While there are currently only limited standardization activities (OIF, COBO, IEC SC86C/WG4) addressing these challenges, the need for innovative solutions is growing to merge semiconductor 3D packaging technologies and photonics. This session will feature leading practitioners who are actively driving PIC packaging innovation and technology adoption toward high-volume reality.

Gianlorenzo Masini, Cisco; Thierry Mourier, CEA-Leti; Hesham Taha, Teramont; Alexander Janta-Polczynski, IBM; Peter O'Brien, Tyndall Institute; Colin Dankwart, Ficontec Service GmbH

2023 ECTC Special Session on CHIPS Act

Advanced Packaging Manufacturing in North America: Building the Ecosystem

Tuesday, May 30, 2023, 3:30 p.m. – 5:00 p.m.

Chairs: Nancy Stoffel, GE Research, Jan Vardaman, TechSearch International, and William Chen, ASE

Palazzo D



North America has companies that excel in design for electronics systems, device, and advanced packaging. However less than 2% of the packaging occurs in the US. This session will

discuss the ambitious goals being set through the CHIPS ACT to bring Advanced Packaging to North America. We will review the targets and developing plans of the US government, funded through the CHIPS Act. The panelists will overview major initiatives launched in R&D and Manufacturing. We will also discuss the challenges to meeting the goals.

Joshua Dillon, Marvell Technology Inc; Frank Gayle NIST, Office of Advanced Manufacturing; Subramanian Iyer, University of California Los Angeles; Carl McCants, DARPA; Dick Otte, Promex Industries, Inc; Hem P. Takiar, Micon Technology Inc

2023 ECTC Heterogeneous Integration Roadmap (HIR) Workshop

Tuesday, May 30, 2023, 8:00 a.m. – 4:30 p.m.

Chairs: William Chen – ASE, Bill Bottoms – 3MTS and Ravi Mahajan – Intel

Palazzo E



Heterogeneous Integration uses packaging technology to integrate dissimilar chips, devices or components with different materials and functions, and from different fabless design houses, foundries, wafer materials, feature sizes and companies into a system or subsystem. 23 Technical working groups will present on their areas

of expertise. This workshop is a full-day event with the following schedule.

8:00 a.m. – 8:30 a.m. Welcome & Agenda Review

8:30 a.m. – 10:00 a.m. AI/ML in Package Co-Design for Chiplets Perspective

10:15 a.m. – 11:45 a.m. Heterogeneous Integration of MEMS & Sensors: Challenges and Opportunities

Lunch Break

1:15 p.m. – 2:45 p.m. The CHIPS and Science Act

3:00 p.m. – 4:30 p.m. Additively Manufactured Electronics for Heterogeneous Integration

2023 Young Professionals Networking Panel

Tuesday, May 30, 2023, 7:00 p.m. – 7:45 p.m.

Chair: Yan Liu, Medtronic

Palazzo D



This event is designed just for you – young professionals (including current graduate students). In this active event, we will pair you with senior EPS members and professionals through a series of active and engaging activities. You will have opportunities to learn more about packaging-related topics, ask career questions, and meet some professional colleagues.

2023 IEEE EPS Seminar on High-Density Substrates

The Future of High-density Substrates – Towards Submicron Technology

Tuesday, May 30, 2023, 7:45 p.m. – 9:15 p.m.

Chairs: Takashi Hisada, IBM, and Yasumitsu Orii, Rapidus

Palazzo E



Chiplets and Heterogeneous Integration (HI) technologies are expected to drive performance and efficiency enhancement of semiconductor modules while Si scaling is slowing down. One of the key attributes of chiplets and HI technologies is the bandwidth of interconnection between chips within the same package. A very

short-distance and high-density interconnection from one chip to another enables high-speed data transmission with low energy loss. High-density chip carrier substrate is the core technology driving the evolution of chiplets and HI technologies.

The EPS Seminar organized by TC6 (High-Density Substrate and Board) will discuss ultra-fine-pitch substrate technologies towards submicron ground rule for Chiplets and Heterogeneous Integration. We will have 5 panelists, and each panelist will give a short talk presenting insights on technology trends, technical challenges, application requirements, recent technical updates, and more covering advanced interposer technologies, followed by a panel discussion.

Yasushi Araki, Shinko; Yu-Hua Chen, Unimicon; Satoru Kuramochi, Dai Nippon Printing (DNP); Madhavan Swaminathan, Penn State University; Griselda Bonilla, IBM

2023 Keynote Speaker

Unlocking the Potential of Quantum Computers: Challenges and Opportunities in Electronic Devices, Interconnects, and Packaging

Wednesday, May 31, 2023, 8:00 a.m. – 9:15 a.m.

Prof. Michael J. Manfra, Purdue University

Mediterranean 4 & 5



Quantum computing will revolutionize the way we tackle certain societally relevant but currently intractable problems. To reach this promise, significant advances in quantum hardware on multiple scales are required. This keynote address will explore the challenges and opportunities in quantum computing hardware ranging from basic choice of qubit platform, through scalable control and readout, to system architecture. Technology advancement will require innovations in material science and device physics to tackle challenges on the quantum plane. Progress will also hinge on innovations in interconnect technology and advanced packaging for an integrated quantum-classical hardware system. As in classical digital computing, thermal management and reliability concerns will impact quantum system performance and must be addressed directly. In this presentation, some exemplars that demonstrate the opportunities for contributions to quantum technology from the community focused electron devices, interconnects and advanced packaging will be discussed. Development of a full-stack quantum computer necessitates industrial programs stimulated and informed by innovation generated in government labs and academic research groups.

2023 ECTC/ITherm Diversity and Career Growth Panel and Reception

Diversifying our Technical Workforce to meet National Needs including the CHIPS Act Initiative

Wednesday, May 31, 2023, 6:30 p.m. – 7:30 p.m.

Chairs: Kim Yess, Brewer Science / ECTC, Nancy Stoffel, GE Research / ECTC, and Cristina Amon, University of Toronto / ITherm

Mediterranean 4 & 5



The electronic industry has an urgent need to increase the technical workforce and address challenges related to recruitment, inclusion and retention of diverse talents. The panelists will discuss

the development of initiatives, policies and programs to increase and diversify the workforce, along with metrics to assess progress. Discussions will include the benefits of diversity in high-performing workplaces (improve productivity, innovation), strategies to build a diverse workforce, and tools for inclusion and engagement – sharing both successes and challenges associated with achieving these goals.

Dereje Agonafer, University of Texas Arlington; Courtney Power, NextFlex; Jennifer Edwards, GE Foundation / NEXT Engineer; NIST CHIPS Representative

2023 ECTC Plenary Session on mm-Wave Phased Array Packaging

Millimeter-Wave Phased Array Front-End Integration and Packaging for Next-Generation Communication and Radar Systems

Thursday, June 1, 2023, 8:00 a.m. – 9:15 a.m.

Chairs: Kevin Gu, Metawave Corporation, and Ivan Ndip, Fraunhofer IZM / Brandenburg University of Technology

Mediterranean 4 & 5



Phased arrays are critical components in next generation communication and radar sensing systems. Current state-of-the-art and rapidly emerging research and development on millimeter-wave front-end implementations have created tremendous opportunities for innovation in packaging technologies.

In this plenary panel session, we invite six leading domain experts to present their pioneering works in this area. The panel discussion will be focused on major challenges and the latest advancements in packaging and integration technologies for designing and implementing phased array front-end modules, including different substrates, interconnects, antennas, hetero-integration of silicon and III-V chips, co-design with RFICs, thermal management, system demos/prototypes, and so on.

Jonathan Hacker, Teledyne Scientific; Augusto Gutierrez-Aitken, Northrop Grumman Space Systems; Hasan Sharifi, HRL Laboratories, LLC; Madhavan Swaminathan, Pennsylvania State University; Shahriar Shahramian, Nokia Bell Labs; Alberto Valdes-Garcia, IBM Research

2023 IEEE EPS President Panel on Photonics

How Can Photonics Enable the Bandwidth Densities with Lower Energy per Bit in Emerging SiP

Friday, June 2, 2023, 8:00 a.m. – 9:15 a.m.

Chairs: Kitty Pearsall, Boss Precision, Inc., and David McCann, Lyte

Mediterranean 4 & 5



This panel will discuss the tools, technologies, and approaches that will enable the industry to enhance the bandwidth density of interconnections in SiP enabled by photonics. To be adopted, such capabilities must be provided with energy per bit that meets the roadmaps and standards targets for the interconnection protocols within the package and on the chip.

Amr S. Helmy, University of Toronto; Ritesh Jain, Lightmatter; Ajey Jacob, University of Southern California; Stefano Oggioni, ATS

**PROFESSIONAL DEVELOPMENT COURSES
TUESDAY, MAY 30, 2023**

Morning Courses 8:00 a.m. – 12:00 Noon	Afternoon Courses 1:30 p.m. – 5:30 p.m.
Palazzo B 1. High Reliability of Lead-Free Solder Joints – Materials Considerations <i>Course Leader: Ning-Cheng Lee – ShinePure Hi-Tech</i>	Palazzo B 9. Additive Flexible Hybrid Electronics – Manufacturing and Reliability <i>Course Leader: Pradeep Lall – Auburn University</i>
Palazzo A 2. Wafer-Level Chip-Scale Packaging (WCSP) Fundamentals <i>Course Leader: Patrick Thompson – Texas Instruments, Inc.</i>	Palazzo A 10. Fan-Out Packaging and Chiplet Heterogeneous Integration <i>Course Leader: John Lau - Unimicron</i>
Mediterranean 3 3. Fundamentals of RF Design and Fabrication Processes of Fan-Out Wafer/Level and Advanced RF Packages <i>Course Leaders: Ivan Ndip – Fraunhofer IZMW Brandenburg University of Technology and Markus Wöhrmann – Fraunhofer IZM</i>	Mediterranean 3 11. Photonic Technologies for Communication, Sensing, and Displays <i>Course Leader: Torsten Wipiejewski – Huawei Technologies</i>
Mediterranean 2 4. Eliminating Failure Mechanisms in Advanced Packages <i>Course Leader: Darvin Edwards – Edwards Enterprises</i>	Mediterranean 2 12. Flip Chip Technologies <i>Course Leaders: Shengmin Wen – HaiSemi and Eric Perfecto – IBM Research</i>
– PDC 5 Canceled –	– PDC 13 Canceled –
Mediterranean 6 6. Reliability Physics and Failure Mechanisms in Electronics Packaging <i>Course Leader: Xuejun Fan – Lamar University</i>	Mediterranean 6 14. Analysis of Fracture and Delamination in Microelectronic Packages <i>Course Leader: Andrew Tay - National University of Singapore</i>
Mediterranean 7 7. Reliable Integrated Thermal Packaging for Power Electronics <i>Course Leader: Patrick McCluskey – University of Maryland</i>	Mediterranean 7 15. Polymers in Wafer Level Packaging <i>Course Leader: Jeffrey Gotro – InnoCentrix, LLC</i>
Mediterranean 8 8. Introduction to PWB Thermal Analyses <i>Course Leader: Patrick Loney - Northrop Grumman</i>	– PDC 16 Canceled –

**Refreshment Breaks
10:00 - 10:20 a.m. & 3:00 - 3:20 p.m.
Mediterranean & Palazzo Foyers**

COMMITTEE MEETINGS

ASSOCIATED COMMITTEE MEMBERS ONLY

**Tuesday
May 30, 2023**

8:00 a.m. – 4:30 p.m.
EPS HIR Workshop
Palazzo E

9:00 p.m. – 10:30 p.m.
ECTC OPTO Committee
Cordova 1 (lower level)

9:00 p.m. – 10:30 p.m.
ECTC Interconnect Committee
Cordova 2 (lower level)

**Wednesday
May 31, 2023**

7:00 a.m. – 8:00 a.m.
EPS Power & Energy TC
Cordova 6 (lower level)

7:00 a.m. – 8:00 a.m.
EPS Reliability TC
Cordova 1 (lower level)

7:00 a.m. – 8:00 a.m.
EPS 3D / TSV TC
Cordova 4 (lower level)

4:30 p.m. – 5:30 p.m.
EPS Technical Committee Chairs
Cordova 6 (lower level)

6:00 p.m. – 7:00 p.m.
Program Subcommittee Chairs & Assistant Chairs Reception
(by invitation only)

**Thursday,
June 1, 2023**

7:00 a.m. – 8:00 a.m.
EPS Chapter Chairs Meeting
Cordova 6 (lower level)

7:00 a.m. – 8:00 a.m.
EPS Nanotechnology TC
Cordova 5 (lower level)

7:00 a.m. – 8:00 a.m.
EPS High Density Substrates & Boards TC
Cordova 1 (lower level)

7:00 a.m. – 8:00 a.m.
EPS EDMS TC
Cordova 2 (lower level)

7:00 a.m. – 8:00 a.m.
EPS Thermal & Mechanical TC
Cordova 3 (lower level)

5:30 p.m. – 6:30 p.m.
ECTC 2024 Program Committee Meeting
Mediterranean 2-3

9:00 p.m.
73rd ECTC Governing/ Executive Committee Reception
(by invitation only)

**Friday
June 2, 2023**

7:00 a.m. – 8:00 a.m.
EPS RF & THz Tech. TC
Cordova 6 (lower level)

7:00 a.m. – 8:00 a.m.
EPS Materials & Process TC
Cordova 2 (lower level)

7:00 a.m. – 8:00 a.m.
EPS Photonics TC
Cordova 1 (lower level)

7:00 a.m. – 8:00 a.m.
EPS Emerging Tech TC
Cordova 4 (lower level)

9:00 a.m. – 10:00 a.m.
EPS T-CPMT SAE / AE's
Cordova 5 (lower level)

2:15 p.m. – 5:15 p.m.
ECTC Executive Committee
Cordova 5-6 (lower level)

5:30 p.m. – 6:30 p.m.
ECTC / EPS Steering Committee
Cordova 5-6 (lower level)

ECTC BEST PAPER AWARDS

BEST OF CONFERENCE PAPERS – 2022

The Electronic Components and Technology Conference is proud to announce the “Best of Conference” papers selected from the 72nd ECTC proceedings. The authors of the Best Session Paper share a check for US \$2,500, and the authors of the Best Interactive Presentation share a check for US \$1,500. The winning authors also receive a personalized plaque commemorating their achievement.

Best Session Paper

Advanced Fan-Out Packaging Technology for Hybrid Substrate Integration

Lihong Cao, Teck Chong Lee, Rick Chen, Yung-Shun Chang, Hsingfu Lu, Nicholas Chao, Yen-Liang Huang, Chen-Chao Wang, and Chih-Yi Huang
– ASE Group

Best Interactive Presentation Paper

Novel Zero Side-Etch Process for <math><1\mu\text{m}</math> Package Redistribution Layers

Pratik Nimbalkar, Pragna Bhaskar, Christopher Blancher, Mohanalingam Kathaperumal, Madhavan Swaminathan, and Rao Tummala – Georgia Institute of Technology

INTEL BEST STUDENT PAPER – 2022

The winning student receives a personalized plaque and a check for US \$2,500. The following paper was selected based on the Intel Best Student Paper competition conducted at the 72nd ECTC.

Co-Design of Thermal Management with System Architecture and Power Management for 3D ICs

Rishav Roy – Purdue University; Shidhartha Das, Benoit Labbe, Rahul Mathur, and Supreet Jeloka – ARM

OUTSTANDING PAPERS – 2022

The winning authors for the Conference Outstanding Session Paper and Interactive Presentation selected from the 72nd ECTC proceedings receive a personalized plaque commemorating their achievement and will share a check for US \$1,000.

Outstanding Session Paper

Organic Interposer CoWoS-R+ (plus) Technology

M. L. Lin, M. S. Liu, H. W. Chen, S. M. Chen, M. C. Yew, C. S. Chen, and Shin-Puu Jeng – Taiwan Semiconductor Manufacturing Company

Outstanding Interactive Presentation Paper Scalable through Mold Interconnection Realization for Advanced Fan Out Wafer Level Packaging Applications

Aurélia Plihon, Edouard Déschaseaux, Rémi Franiatte, Jérôme Dechamp, Simon Vaudaine, Jennifer Guillaume, Catherine Brunet-Manquat, Stéphane Moreau, and Perceval Coudrain – CEA-LETI

ECTC SPONSORS

With 73 years of history and experience behind us, ECTC is recognized as the premier semiconductor packaging conference and offers an unparalleled opportunity to build relationships with more than 1,500 individuals and organizations committed to driving innovation in semiconductor packaging.

We have a limited number of sponsorship opportunities in a variety of packages to help get your message out to attendees. These include Platinum, Gold, Silver, Program, and several other sponsorship options that can be customized to your company’s interest. If you would like to enhance your presence at ECTC and increase your impact with a sponsorship, please take a look at our sponsorship brochure on the website www.ectc.net under “Sponsors.”

To sign-up for sponsorship or to get more details, please contact Alan Huffman at

alan.huffman@ieee.org or +1-336-380-5124.

PROGRAM SESSIONS: WEDNESDAY, MAY 31, 9:30 A.M. -12:35 P.M.

Session 1: Heterogeneous Chiplet Integration	Session 2: High-Performance Packaging Materials	Session 3: Advancements in Copper/Silicon-Oxide Hybrid Bonding
Committee: Packaging Technologies	Committee: Materials & Processing	Committee: Interconnections
Palazzo D	Palazzo A & B	Mediterranean 2 & 3
Session Co-Chairs: Andrew Kim – Apple, Inc. Email: hkim34@apple.com Mike Gallagher – Dupont Electronics and Imaging Email: michael.gallagher@dupont.com	Session Co-Chairs: Yoichi Taira – Keio University Email: taira@appi.keio.ac.jp Yi Li – Intel Corporation Email: yi.li@intel.com	Session Co-Chairs: Katsuyuki Sakuma – IBM Corporation Email: ksakuma@us.ibm.com Matthew Yao – GE Aviation Email: matthew.yao@ge.com
1. 9:30 AM – Ultra High Density Low Temperature SoIC with Sub-0.5 μm Bond Pitch Han-Jong Chia, Shih-Peng Tai, Ji James Cui, Chuei-Tang Wang, Chih-Hang Tung, Kuo-Chung Yee, Douglas C. H. Yu – Taiwan Semiconductor Manufacturing Company, Ltd.	1. 9:30 AM – High Modulus Photosensitive Permanent Film Utilizing Novel Polymerization System for Advanced MEMS Structure Fabrication Ken-ichi Yamagata, Shiori Yuge, Ryosuke Nakamura, Hlrofumi Imai – Tokyo Ohka Kogyo Co., Ltd.	1. 9:30 AM – A Study on the Surface Activation of Cu and Oxide for Hybrid Bonding Joint Interface Bohee Hwang, Soohwan Lee, Youngkun Jee, Sangcheon Park, Gyeongjae Jo, Kwangbae Kim, Sungjin Han, Ilhwan Kim, Jumyong Park, Hyunchul Jung, Dongwoo Kang, Un-Byoung Kang – Samsung Electronics Co., Ltd.-Test and System Package
2. 9:50 AM – Process Integration of Photonic Interposer for Chiplet-Based 3D Systems Damien Saint-Patrice, Stephane Malhouitre, Myriam Assous, Thierry Pellerin, Remi Velard, Leopold Viro, Edouard Deschaseaux, Maria-Luisa Calvo-Munoz, Karim Hassan, Stephane Bernabe, Yvain Thonnart, Jean Charbonnier – CEA-LETI	2. 9:50 AM – Lithographic Performance and Insulation Reliability of a Novel i-Line Photosensitive Dielectric Material Go Inoue, Daiki Yukimori, Kaho Shibasaki, Ayano Okuda, Nobuhiro Ishikawa, Toshiyuki Ogata – TAIYO HOLDINGS Co., Ltd.; Young-Gun Han, Taka Kanayama, Tadashi Suetsugu – Fukuoka University	2. 9:50 AM – Fine Pitch Die-to-Wafer Hybrid Bonding Thomas Workman, Jeremy Theil, Gill Fountain, Dominik Suwito, Cyprian Uzoh, Guilian Gao, K. M. Bang, Bongsub Lee, Laura Mirkarimi – Adeia
3. 10:10 AM – Aggressive Pitch Scaling (sub-0.5 μm) of W2W Hybrid Bonding Through Process Innovations Tyler Sherwood, Raghav Sreenivasan, Jason Appell, Raghuvver Patilola, Kun Li, Ki Cheol Ahn, Joe Salfelder, Ryan Ley – Applied Materials, Inc.; Thomas Kasbauer, Gernot Probst, Jurgen Burggraf, Thomas Uhrmann – EV Group, Inc.	3. 10:10 AM – Effect of Surface Roughness of Polymer Dielectric Materials on Resolution of Fine Line Features Pragna Bhaskar, Mohanalingam Kathaperumal, Christopher Blancher, Mark Losego, Madhavan Swaminathan – Georgia Institute of Technology	3. 10:10 AM – Direct Die to Wafer Cu Hybrid Bonding for Volume Production Chun Ho Fan, Hoi Ping Ng, Siu Cheung So, Ming Li, Siu Wing Lau, Thomas Uhrmann, Juergen Burggraf, Mariana Pires – ASMPT Hong Kong, Ltd.
Refreshment Break: 10:30 a.m.-11:15 a.m. – Coquina Ballroom		
4. 11:15 AM – Design Space Exploration (DSE) for over-136 GB/s IO Bandwidth with LPDDR5X SDRAM Packages on SOC Package in 200 mm^3 Heeseok Lee, Jun So Pak, James Jung, Jisoo Hwang – Samsung Electronics Co., Ltd.	4. 11:15 AM – Novel High Reliability and Low Dk/Df Dielectric RDL Material for High Frequency 5G Applications Kaori Hamada, Hiroshi Ozaki, Toshiyuki Sato, Shin Teraki, Fumikazu Komatsu, Masaki Yoshida, Hirotatsu Ikarashi – NAMICS Corporation	4. 11:15 AM – Demonstration of a Wafer Level Face-To-Back (F2B) Fine Pitch Cu-Cu Hybrid Bonding with High Density TSV for 3D Integration Applications Jerzy Javier Suarez Berru, Stephane Nicolas, Nicolas Bresson, Myriam Assous, Stephan Borel – CEA-LETI
5. 11:35 AM – 3D Stacking of Heterogeneous Chiplets on Modified FOWLP Platform with Thru-Silicon Redistribution Layer Tai Chong Chai, Boon Long Lau, Lim Pei Siang Sharon, David Ho Soon Wee – Institute of Microelectronics A*STAR; Rob Van Kampen, Paul Castillou, lance barron, Mickael Renault, jay ko, Jonathan Hammond – Qorvo, Inc.	5. 11:35 AM – Single-Layer Release Material Having Laser Lift-Off and Chip Fixing Property for FO-WLP Chip First Process Okuno Takahisa, Shinjo Tetsuya, Usui Yuki, Fukuda Takuya, Yanai Masaki, Yagyu Masafumi – Nissan Chemical Industries	5. 11:35 AM – Cu-Cu Wiring: The Novel Structure of Cu-Cu Hybrid Bonding Yoshihisa Kagawa, Takumi Kamibayashi, Nobutoshi Fujii, Shunsuke Furuse, Taichi Yamada, Tomoyuki Hirano, Hayato Iwamoto – Sony Semiconductor Solutions Corporation
6. 11:55 AM – Same Size Mold Chase Technology for Effective Stack Die Architectures Nabankur Deb, Xavier Brun, Yoshihiro Tomita – Intel Corporation; Chris Masuyama, Naoki Hamada, Yoshikazu Hirano – Towa Corporation	6. 11:55 AM – Novel Photosensitive Polyimides Compositions with Low Dielectric Property and Good Flexibility Corresponding to Redistribution Layers for High Speed Transmission Applications Takashi Tazaki, Takashi Yamaguchi, Taiyo Nakamura, Madoka Yamashita – Arakawa Chemical Industries, Ltd.	6. 11:55 AM – New Cu “Bulge-Out” Mechanism Supporting Sub-Micron Scaling of Hybrid Wafer-to-Wafer Bonding Jo De Messemaeker, Liesbeth Witters, Boyao Zhang, Ferenc Fodor, Joeri De Vos, Gerald Beyer, Kristof Croes, Eric Beyne – imec; Yan Wen Tsau – KU Leuven
7. 12:15 PM – A Novel Chiplet Integration Architecture Employing Pillar-Suspended Bridge with Polymer Fine-Via Interconnect Yasuhiro Morikawa – ULVAC, Inc.; Meiten Koh – Taiyo Ink Mfg. Co., Ltd.; Hiroyuki Hashimoto, Takafumi Fukushima – Tohoku University; Chuantong Chen, Wangyun Li, Katsusaki Sugauma – Osaka University; Ichiro Kono – AOI Electronics; Shinji Wakisaka – Oume Electronics; Ken Ukawa – Sumitomo Bakelite Co., Ltd.; Yoichiro Kurita – Tokyo Institute of Technology	7. 12:15 PM – High Frequency Characteristics of Fine Copper Lines on High Rigidity Dielectrics Masataka Nishida, Hirokazu Noma, Tetsuro Iwakura, Masaki Yamaguchi, Kazuyuki Mitsukura – Resonac Corporation	7. 12:15 PM – Electrical Analysis of Wafer-to-Wafer Copper Hybrid Bonding at Sub-Micron Pitches Kevin Ryan, Christopher Netzband, Adam Gildea, Yuji Mimura, Satohiko Hoshino, Ilseok Son, Hirokazu Aizawa, Kaoru Maekawa – TEL Technology Center, America, LLC

PROGRAM SESSIONS: WEDNESDAY, MAY 31, 9:30 A.M. -12:35 P.M.

Session 4: Assembly and Manufacturing Process Enhancement	Session 5: Underfilling and Chip-Package-Interaction	Session 6: Co-packaged Optical Assembly
Committee: Assembly and Manufacturing Technology	Committee: Thermal/Mechanical Simulation & Characterization	Committee: Photonics
Mediterranean 1	Mediterranean 6	Mediterranean 7 & 8
Session Co-Chairs: Rameen Hadizadeh – Cirrus Email: rameen.hadizadeh@gmail.com Christo Bojkov – Qorvo, Inc. Email: cbojkov.eccc@gmail.com	Session Co-Chairs: Xuejun Fan – Lamar University Email: xuejun.fan@lamar.edu Yong Liu – ON Semiconductor Email: Yong.Liu@onsemi.com	Session Co-Chairs: Ajey Jacob – University of Southern California Email: ajey@isi.edu Takaaki Ishigure – Keio University Email: ishigure@appi.keio.ac.jp
1. 9:30 AM – Heterogeneous Integration of Diamond Heat Spreaders for Power Electronics Application Henry Antony Martin – Chip Integration Technology Center/Delft University of Technology; Marcia Reintjes, Xiao Tang – Mintres BV; Dave Reijs, Sander Dorrestein, Martien Kengen, Sebastien Libon, Edsger Smits, Marco Koelink – Chip Integration Technology Center; Rene Poelma, Willem Van Driel, GuoQi Zhang – Delft University of Technology	1. 9:30 AM – Comparative Study of Process-Reliability Interaction of Additive Circuits with Low-Temperature Solders ECAs and Magnetically Oriented ACAs Pradeep Lall, Jinesh Narangaparambil, Ved Soni – Auburn University; Scott Miller – NextFlex	1. 9:30 AM – A Heterogeneously Integrated Wafer-Level Processed Co-Packaged Optical Engine for Hyper-Scale Data Centres Sajay Bhuvanendran Nair Gounikuttu, Boon Long Lau, Wen Wei Seit, Ming Ching Jong, David Ho Soon Wee, Jiaqi Wu, Teck Guan Lim, Rathin Mandal, Ser Choong Chong, Lai Yee Chia, Surya Bhattacharya – Institute of Microelectronics A*STAR; Li Xin, Tsung-Yang Liow – Rain Tree Photonics Pte. Ltd.
2. 9:50 AM – Optimum Rc Control and Productivity Boost in Wafer-Level Packaging Enabled by High-Throughput UBM/RDL Technology Carl Drechsel, Patrik Carazzetti, Juergen Weichart, Ewald Strolz – Evatec AG; Carl Wang – Evatec AG, Taiwan; Kay Viehweger – Fraunhofer IZM	2. 9:50 AM – Addressing sub-Micron Thermal Warpage: Industrial Application on Semiconductor Devices Safia Benkoula – STMicroelectronics; Rodolfo Cruz, Pierre Vernhes – INSIDIX	2. 9:50 AM – High Density Integration Technologies for SiPh Based Optical I/Os Karlheinz Muth, Hari Potluri, Sukesh Kannan – Broadcom, Inc.
3. 10:10 AM – Assembly Challenges and Approaches for 2.5D Chiplet Based System Sharon Pei Siang Lim, Mihai Dragos Rotaru, Wen Wei Seit, Hsiao Hsiang Yao – Institute of Microelectronics A*STAR	3. 10:10 AM – Optimization of 2.2D Underfill Process by Novel Methodology and Direct Observation of Capillary Underfill Process Chia-Peng Sun, Yu-En Liang – CoreTech System (Moldex3D); Dyi-Chung Hu, Er-Hao Chen – SiPlus Co., Ltd.; Jeffrey ChangBing Lee – iST-Integrated Service Technology, Inc.; Srikar Vallury – Moldex3D Northern America, Inc.	3. 10:10 AM – Photonic System Integration by Applying Microelectronic Packaging Approaches Using Glass Substrates Henning Schroeder, Oliver Kirsch – Fraunhofer IZM; Daniel Weber – Technical University Berlin; Hendrick Thiem – TOPTICA eagleyard
Refreshment Break: 10:30 a.m.-11:15 a.m. – Coquina Ballroom		
4. 11:15 AM – A Methodology to Optimize Laser Dicing Parameters to Maximize Dicing Quality Through Machine Learning Sathya Raghavan, Aakrati Jain, Prabudhya Roy Chowdhury, Katsuyuki Sakuma – IBM Research; Roman Doll, Kees Biesheuvel, Faysal Boughorbel, Jeroen Van Borkulo, Mark Mueller – ASMPT ALSI B.V.	4. 11:15 AM – Strain-Relief Patterns for Flexible Substrate-Supported Optimized Serpentine Configurations Rui Chen, Chong Ye, Colin Stewart, Suresh Sitaraman – Georgia Institute of Technology	4. 11:15 AM – Co-Packaged Optics on Glass Substrates for 102.4 Tb/s Data Center Switches Lucas Yeary, Lars Brusberg, Seong-ho Seok, Jung-Hyun Noh, Alon Rozenvax, Cheolbok Kim – Corning, Inc. 5. 11:35 AM – Innovative Fan-Out Embedded Bridge Structure for Co-Packaged Optics Jay Li, Sam Lin, Teny Shih, Nicholas Kao, Yu-Po Wang – Siliconware Precision Industries Co., Ltd.
5. 11:35 AM – Maskless Lithography for High-Density Package Redistribution Layers Prahalaad Murali, Pratik Nimbalkar, Mohanalingam Kathaperumal, Mark D. Losego, Rao Tummala, Madhavan Swaminathan – Georgia Institute of Technology	5. 11:35 AM – Filler Particle Distribution Impact for Interfacial Delamination of Underfill Yutaka Suzuki, Jaimal Williamson, Li Jiang, Rajen Murugan – Texas Instruments, Inc.	5. 11:35 AM – Innovative Fan-Out Embedded Bridge Structure for Co-Packaged Optics Jay Li, Sam Lin, Teny Shih, Nicholas Kao, Yu-Po Wang – Siliconware Precision Industries Co., Ltd.
6. 11:55 AM – An Additive Approach to Embed Chips in a Metallic Matrix Infused PCB Roberto Aga, Fahima Ouchen – KBR, Inc./U.S. Air Force Research Laboratory; Rachel Aga – Wright State University; Carrie Batsch, Emily Heckman – AFRL	6. 11:55 AM – A Time and Cost-Efficient Design Methodology to Estimate Effective Thermal Conductivities in System-on-Chips with Composite Materials Ki Wook Jung, Eunju Hwang, Jun Seomun, Sangyun Kim – Samsung Electronics Co., Ltd.-Foundry Business	6. 11:55 AM – AIM Photonics Demonstration of a 300 mm Si Photonics Interposer Colin McDonough, Seth Kruger, Tat Ngai, Sarah Baranowski, David L. Haramé – SUNY Research Foundation/SUNY Polytechnic Institute/AIM Photonics; Hao Yang, Skylar Deckoff-Jones, Christopher V. Poulton, Michael R. Watts – Analog Photonics
7. 12:15 PM – Micro Transfer Printing Various Thickness Components Directly from Dicing Tape Kevin Oswalt, David Gomez, Tanya Moore, Prasanna Ramaswamy, Alin Fecioru – X-Celeprint Ltd.	7. 12:15 PM – On the Effect of Partial Underfilling on the Fatigue Life of Flip-Chip Micro-Solder Bumps in a Heterogeneously Integrated TSI Package Using Finite Element Simulations Sasi Kumar Tippabhotla, Ji Lin – Institute of Microelectronics A*STAR	7. 12:15 PM – Advanced 3D Integration TSV and Flip Chip Technologies Evaluation for the Packaging of a Mobile LiDAR 256 Channels Beam Steering Device Designed for Autonomous Driving Application Thierry Mourier, Nadia Miloud-Ali, Natacha Raphoz, Yacoub Sahouane, Patrick Peray, Damien Saint-Patrice, Edouard Deschaseaux – CEA-LETI; Francois Simoens – Steerlight

PROGRAM SESSIONS: WEDNESDAY, MAY 31, 2:00 P.M. - 5:05 P.M.

Session 7: Large Formfactor Dense System Integration by Fan-Out	Session 8: Novel Reliability Test Methods	Session 9: Innovations in Copper Chip-to-Wafer Bonding
Committee: Packaging Technologies	Committee: Applied Reliability	Committee: Interconnections
Palazzo D	Palazzo A & B	Mediterranean 2 & 3
Session Co-Chairs: Steffen Kroehnert – ESPAT Consulting, Germany Email: steffen.kroehnert@espat-consulting.com Bora Baloglu – Intel Corporation Email: bora.baloglu@intel.com	Session Co-Chairs: S. B. Park – Binghamton University Email: sbpark@binghamton.edu Sandy Klengel – Fraunhofer IMWS Email: sandy.klengel@imws.fraunhofer.de	Session Co-Chairs: Wei-Chung Lo – Industrial Technology Research Institute Email: lo@itri.org.tw Ou Li – Advanced Semiconductor Engineering, Inc. Email: ou.li@aseus.com
<p>1. 2:00 PM – 3D Freeform Antenna-in-Package Approach for FOWL Tanja Braun, Tina Thomas, Karl-Friedrich Becker, Thi Huyen Le, Christian Tschoban, Rolf Aschenbrenner – Fraunhofer IZM; Martin Schneider-Ramelow – Technical University Berlin</p>	<p>1. 2:00 PM – A New Vibration Test Method for Automotive and Consumer Electronic Devices: Calibration and Fatigue Test Dongji Xie, Joe Hai – Nvidia Corporation; Andy Zhang – Texas Instruments, Inc.; Jeffrey Lee – iST-Integrated Service Technology, Inc.; Romuald Roucou – NXP Semiconductor, Inc.; Xue Shi – Bosch Automotive Products Co., Ltd.; Sushil Doranga – Lamar University; Valery Khaldarov – ASONIKA, LLC</p>	<p>1. 2:00 PM – Critical Challenges with Copper Hybrid Bonding for Chip-to-Wafer Memory Stacking Wei Zhou, Michael Kwon, Yingta Chiu, Huimin Guo, Bharat Bhushan, Bret Street, Kunal Parekh, Akshay Singh – Micron Technology, Inc.</p>
<p>2. 2:20 PM – Comparable Study for Redistribution Layers in FO POP RDL First and Last (Fan-Out Package on Package) Kuei Hsiao Kuo, Derrick Tai, Sam Peng, Feng Lung Chien – Siliconware Precision Industries Co., Ltd.</p>	<p>2. 2:20 PM – Magnetic Force-Based Measurement Technique to Investigate the Effect of Lead-Free Solder Intermetallic Compounds (IMC) on Interconnect Reliability Rui Chen, Suresh Sitaraman – Georgia Institute of Technology; Nicholas Ginga – University of Alabama in Huntsville</p>	<p>2. 2:20 PM – Development of Copper Thermal Coefficient for Low Temperature Hybrid Bonding Sefa Dag, Ming Liu, Liu Jiang, Amir Kiaee, Gilbert See, Prayudi Lianto, Buva Ayyagari-Sangamalli, El Mehdi Bazizi – Applied Materials, Inc.</p>
<p>3. 2:40 PM – Extremely Large Area Integrated Circuit (ELAIC): An Advanced Packaging Solution for Chiplets Rabindra Das, Jason Plant, Alex Wynn, Matthew Ricci, Ryan Johnson, Matthew Stampis, Brian Tyrrell, Kenneth Schultz, Paul Juodawlkis – MIT Lincoln Laboratory</p>	<p>3. 2:40 PM – Residual Stress Measurement of Build-Up Layer in Silicon Wafers Junbo Yang, Chongyang Cai, Yangyang Lai, Jong Hwan Ha, Seungbae Park – Binghamton University; Huayan Wang, Suresh Ramalingam, Gamal Refai-Ahmed – Advanced Micro Devices, Inc.</p>	<p>3. 2:40 PM – Impact of Plasma Activation on Copper Surface Layer for Low Temperature Hybrid Bonding Christopher Netzband, Kandabara Tapily, Dylan Burns, Ilseok Son, Cory Wajda – TEL Technology Center, America, LLC</p>
Refreshment Break: 3:00 p.m. - 3:45 p.m. – Coquina Ballroom		
<p>4. 3:45 PM – Advanced Fan-Out Panel Level Package (FO-PLP) Development for High-End Mobile Application Hyungmin Kim, Jaehoon Choi, Seok Won Lee, Eun Seok Cho, Hwasub Oh, Junho Lee, Seungsu Ha, Wonkyung Choi, Dong Wook Kim – Samsung Electronics Co., Ltd.</p>	<p>4. 3:45 PM – Chip Level Evaluation of Wafer-to-Wafer Direct Bonding Strength with Bending test Juno Kim, Kyungmin Baek, Min-soo Han, Kyeongbin Lim, Minwoo Daniel Rhee – Samsung Electronics Co., Ltd.-Mechatronics Research</p>	<p>4. 3:45 PM – Investigation of Cu-Cu Direct Bonding Process Utilized by High Porosity and Nanocrystal Structure Takuma Nakagawa, Daiki Furuyama, Sho Nakagawa, Yutaro Mori, Kotaro Iwata, Kiyotaka Nakaya, Takuma Katase – Mitsubishi Materials Corporation</p>
<p>5. 4:05 PM – Integrating Chiplets Using Chips First Ultra-High-Density Fan-Out with Maskless Laser Direct Imaging and Adaptive Patterning for High Performance Computing Benedict San Jose, Cliff Sandstrom, Erick Talain, Jan Kellar, Tim Olson – Deca Technologies, Inc.; Mary Maye Melgo, Rizi Gacho, Byung Cheol Kim – Nepes Hayyim Corporation</p>	<p>5. 4:05 PM – In-Situ Observation of Microscale Crack-Tip Strain Field Evolution in Underfill with Different Toughening Agents via SEM-DIC Coupled Method Xuecheng Yu, Gang Li, Yixuan Fan, Rong sun – Chinese Academy of Science-Shenzhen Institute of Advanced Technology</p>	<p>5. 4:05 PM – A High Throughput Two-Stage Die-to-Wafer Thermal Compression Bonding Scheme for Heterogeneous Integration Krutikesh Sahoo, Haoxiang Ren, Subramanian S. Iyer – University of California, Los Angeles</p>
<p>6. 4:25 PM – Reliability Challenges of Large Organic Substrate with High-Density Fan-Out Package Rosa Lin, Laurene Yip, Charles Lai, Cooper Peng – MediaTek, Inc.</p>	<p>6. 4:25 PM – Experimental Identification of the Failure Modes and Failure Mechanisms of Fiber to Waveguide Couplings Under Cyclic Tensile Loading Assane Dione, Jean-Francois Morissette, Julien Sylvestre, Patrick Jacques – University of Sherbrooke; Richard Langlois, Papa Momar Souare – IBM Canada, Ltd.</p>	<p>6. 4:25 PM – Optimization of Cu Interconnects – SiCN Interfacial Adhesion by Surface Treatments Dong Jun Kim, Taek-Soo Kim – Korea Advanced Institute of Science and Technology; Sumin Kang – Korea Institute of Machinery and Materials; Sun Woo Lee, Inhwa Lee, Seungju Park, Jihyun Lee, Joong Jung Kim – Samsung Electronics Co., Ltd.</p>
<p>7. 4:45 PM – Flip Chip Process Enablement in IC Memory Stacked Die Package Chen-Yu Huang, Tsung-Han Chiang, Jungbae Lee, Kohan Lin, Chong-Leong Gan – Micron Memory Taiwan, Co., Ltd.; Travis Jensen – Micron Technology, Inc.</p>	<p>7. 4:45 PM – A Predictive Metallographic Means to Identify the Relative Risk of Failure for Plated Micro Vias Roger Massey, Tobias Bernhard, Kilian Klaeden, Sebastian Zarwell, Edith Steinhäuser, Sascha Dieter, Stefan Kempa, Frank Bruening – MKS Atotech</p>	<p>7. 4:45 PM – Towards Selective Cobalt Atomic Layer Deposition for Chip-to-Wafer 3D Heterogeneous Integration Madison Manley, Muhammad Bakir – Georgia Institute of Technology; Zachary Deveraux, Nyi Myat Khine Linn, Charles Winter – Wayne State University; Victor Wang, Chenghsuan Kuo, Andrew Kummel – University of California, San Diego</p>

PROGRAM SESSIONS: WEDNESDAY, MAY 31, 2:00 P.M. - 5:05 P.M.

Session 10: Packaging Interconnects	Session 11: Additive Manufacturing and Packaging for Flexible Electronics	Session 12: mm Wave Antenna-in-Package and Arrays
Committee: Thermal/Mechanical Simulation & Characterization	Committee: Emerging Technologies	Committee: RF, High-Speed Components & Systems
Mediterranean 1	Mediterranean 6	Mediterranean 7 & 8
Session Co-Chairs: Suresh K. Sitaraman – Georgia Institute of Technology Email: suresh.sitaraman@me.gatech.edu Jiamin Ni – IBM Corporation Email: nijiamin8910@gmail.com	Session Co-Chairs: Tengfei Jiang – University of Central Florida Email: Tengfei.jiang@ucf.edu Dishit Parekh – Intel Corporation Email: dishit.parekh@intel.com	Session Co-Chairs: Jaemin Shin – Qualcomm Technologies, Inc. Email: jaemins@qti.qualcomm.com Yong-Kyu Yoon – University of Florida Email: ykyoon@ece.ufl.edu
1. 2:00 PM – Finite Element Analysis of Shock & Vibration of a Printed Circuit Board Assembly Using the Beam Elements to Model the Solder Joints Tieyu Zheng – Microsoft Corporation; Babu Aminjikarai – ANSYS, Inc.; Ming-An Yang – Quanta Computer Co.	1. 2:00 PM – Electromechanical and Thermal Characterization of Printed Liquid Metal Ink on Stretchable Substrate for Soft Robotics Multi-Sensing Applications El Mehdi Abbara, Mohammed Alhendi, Riadh Al-haidari, Nathaniel Gee, Mark Poliks – Binghamton University; Emily Boggs, Tan Yewteck, Deepak Trivedi – GE Research; Zachary Farrell, Christopher Tabor – AFRL	1. 2:00 PM – A Scalable Heterogeneous AiP Module for a 256-Element 5G Phased Array Duixian Liu, Xiaoxiong Gu, Christian Baks, Arun Paidimarri, Atom Watanabe, Alberto Valdes-Garcia, Bodhisatwa Sadhu – IBM Corporation; Koichiro Masuko, Yujiro Tojo, Gokul Chandran, Yuta Hasegawa, Xu Lei, Ning Guan – Fujikura, Ltd.
2. 2:20 PM – Modeling and Optimization of Mechanical Performance for Cu Wire Bonding Process Liangbiao Chen, Yong Liu – ON Semiconductor	2. 2:20 PM – Electrochemical Additive Manufacturing: A Novel Approach to Thermal Management of Electronics Madeline Frank, Michael Matthews, Joseph Madril, Ian Winfield – Fabric8Labs	2. 2:20 PM – Metamaterial Based Compact Patch Antenna Array for Antenna-in-Package Solutions in Frequency Handover Applications Payman Pahlavan, Suk-il Choi, Alexander Wilcher, Hae-in Kim, Hanna Jang, Yong-Kyu Yoon – University of Florida
3. 2:40 PM – High-Temperature Creep Properties of a Novel Solder Material and Its Thermal Fatigue Properties Under Potting Material Leiming Du, Guoqi Zhang – Delft University of Technology; Xiujuan Zhao, Willem Van Driel – Signify; Rene Poelma – Nexperia	3. 2:40 PM – Additively Manufactured Flexible Material Characterization and On-Demand “Smart” Packaging Topologies for 5G/mmWave Wearable Applications Kexin Hu, Yi Zhou, Suresh Sitaraman, Manos Tentzeris – Georgia Institute of Technology	3. 2:40 PM – A Low-Cost Antenna-in-Package (AiP) for D-Band Application Hung-Chun Kuo, Po-I Wu, Sheng-Chi Hsieh, Ming-Fong Jhong, Chen-Chao Wang – Advanced Semiconductor Engineering, Inc.
Refreshment Break: 3:00 p.m. - 3:45 p.m. – Coquina Ballroom		
4. 3:45 PM – A Novel Stacked-Via Cu/ELK Interconnection Design Configuration to Enhance Advanced Si Packages Reliability Performance Kuo-Chin Chang, Mirng-Ji Lii, Chieh-Hao Hsu, Wei-Hsiang Tu, Tai-Shen Yang – Taiwan Semiconductor Manufacturing Company, Ltd.	4. 3:45 PM – Advanced Packaging Methods Used for Energy Storage from Intermittent Renewable Sources Takafumi Fukushima, Jiayi Shen, Chang Liu – Tohoku University; Tianyu Xiang, Harshit Ranjan, Niharika Tripathi, Randall Irwin, Subramanian S. Iyer – University of California, Los Angeles	4. 3:45 PM – A New Millimeter-Wave Package Design Based on Pseudo-Cavity Mode Electromagnetic Wave Excitation Using 400-µm Core FCBGA Ryuichi Oikawa, Hideki Sasaki, Keita Tsuchiya – Renesas Electronics Corporation
5. 4:05 PM – Sustainable-Ink Process Recipes for the Fabrication of Additively Printed Circuits and Component Attachment Pradeep Lall, Jinesh Narangaparambil, Ved Soni, Shriram Kulkarni, Kartik Goyal – Auburn University; Scott Miller – NextFlex	5. 4:05 PM – Fabrication of Flexible and Stretchable Highly Conductive Ag-PDMS tri-Layer Interconnect and its Integration Into Li-ion Pouch Cells Mayukh Nandy, Siyang Liu, Yanze Wu, Hongbin Yu – Arizona State University	5. 4:05 PM – 5G mmWave Patch Antenna Array on Extremely Low Loss Alumina Ribbon Ceramic Substrates for Antenna-in-Packaging (AiP) Cheolbok Kim, Hoon Kim, Eun Ju Moon, David R. Peters, Heather Vansalous-Barrett – Corning, Inc.; Seong-ho Seok – Corning Technology Center Korea
6. 4:25 PM – New Methodology Assessment of Copper Trace and Solder Joint Fatigue Failures in Board-Level Random Vibrations for Automotive Applications Valeriy Khaladarov, Alexander Shalunov – ASONIKA, LLC; Andy Zhang – Texas Instruments, Inc.; Dongji Xie, Minghong Jian – Nvidia Corporation; Jeffrey Lee – IST-Integrated Service Technology, Inc.; Xue Shi – Bosch Automotive Products Co., Ltd.; Romuald Roucou – NXP Semiconductor, Inc.; Sushil Doranga – Lamar University; Brian Kelly – Advanced Micro Devices, Inc.	6. 4:25 PM – Adhesion and Reliability Studies of the Heterogeneous Integration of Conductive LSR and Other Components on SiP for Bio-Sensing Applications ChihLung (Steven) Lin, PangYuan Lee, Kueihao Tseng, Jenjun Chen, Harrison Chang – Advanced Semiconductor Engineering, Inc.	6. 4:25 PM – A Novel Approach to Measure and Characterize Radiation Patterns of Antenna-in-Package Aditya Jogalekar, Oscar Medina, Andrew Blanchard, Rashaunda Henderson – University of Texas, Dallas; Mahadevan Iyer – Amkor Technology, Inc.; Rajen Murugan, Harshpreet Bakshi, Hassan Ali – Texas Instruments, Inc.
7. 4:45 PM – Physics-Driven Regression Algorithm on Solder Joint Fatigue Life Prediction for Mobile SiP Packages Faxing Che, Yeow Chon Ong, Hong Wan Ng, Ling Pan – Micron Semiconductor Asia Operations Pte. Ltd; Koustav Sinha, Christopher Glancey, Gokul Kumar – Micron Technology, Inc.	7. 4:45 PM – Evaluation of Screen Printing Process in Fabrication of Small Profile Conductive Ink-Based Contact Force Sensor Maria Ramona Ninfa Bautista Damalerio, Rui Qi Lim, James Yap Ven Wee, Ming-Yuan Cheng – Institute of Microelectronics A*STAR; Ran Young Lim – Kalos Medical, Inc.	7. 4:45 PM – Design and Fabrication of a Sub-THz Co-Reflectively Curved Patch-Reflector Antenna Array for Gain Enhancement and Near Field Focusing Ching-Jen Lee, Pin-Cheng Tseng, Wei-Chian Wang, Yun-Hao Liou, Yu-Ting Cheng, Chien-Nan Kuo – National Yang Ming Chiao Tung University

PROGRAM SESSIONS: THURSDAY, JUNE 1, 9:30 A.M. -12:35 P.M.

Session 13: Wafer/Panel-Level and Advanced Substrate Technologies	Session 14: Advances in Heterogeneous Integration Bonding Technology	Session 15: Innovative Interposer and Through-Via Technologies
Committee: Packaging Technologies	Committee: Materials & Processing	Committee: Interconnections
Palazzo D	Palazzo A & B	Mediterranean 2 & 3
Session Co-Chairs: Markus Leitgeb – AT&S AG Email: m.leitgeb@ats.net Dean Malta – Micross Advanced Interconnect Technology Email: Dean.Malta@micross.com	Session Co-Chairs: Jae Kyu Cho – GlobalFoundries, Inc. Email: jaekyu.cho@globalfoundries.com Qianwen Chen – IBM Research Email: chenq@us.ibm.com	Session Co-Chairs: C. Key Chung – TongFu Microelectronics Co., Ltd Email: chungckey@hotmail.com Chuan Seng Tan – Nanyang Technological University Email: tancs@alum.mit.edu
1. 9:30 AM – Supercarrier Redistribution Layers to Realize Ultra Large 2.5D Wafer Scale Packaging by CoWoS S.Y. Hou, Chien Hsun Lee, Tsung Ding Wang, Hao Cheng Hou – Taiwan Semiconductor Manufacturing Company, Ltd.	1. 9:30 AM – Characterization of 300 mm Low Temperature SiCN PVD Films for Hybrid Bonding Application Xavier Brun, Md M. Hasan – Intel Corporation; Patrick Carazzetti, Carl Drechsel, Ewald Strolz – Evatec AG	1. 9:30 AM – Assembly-Based Through-X Via (TXV) Integration Technology by Advanced Fan-Out Wafer-Level Packaging Atsushi Shinoda, Chang Liu, Tadaaki Hoshi, Jiayi Shen, Yuki Susumago, Hisashi Kino, Tetsu Tanaka, Takafumi Fukushima – Tohoku University
2. 9:50 AM – Development of Fine Pitch Backside Redistribution Layer (BRDL) Process in Fan-Out Panel Level Packaging (FOPLP) Hyunju Lee, Sung Keun Park, Jaemok Jung, Kwangok Jung, Ju-il Choi, Un-Byoung Kang, Dongwoo Kang – Samsung Electronics Co., Ltd.	2. 9:50 AM – Inorganic Temporary Direct Bonding for Collective Die to Wafer Hybrid Bonding Fumihiro Inoue, Tomoya Iwata, Koki Onishi – Yokohama National University; Shunsuke Teranishi, Naoko Yamamoto, Akihito Kawai – DISCO Corporation; Shimpei Aoki, Takashi Hare – Toray Engineering Co., Ltd.; Akira Uedono – University of Tsukuba	2. 9:50 AM – 3D Flexible Fan-Out Wafer-Level Packaging for Wearable Devices Guangqi Ouyang, Fukushima Takafumi, Subramanian S. Iyer – University of California, Los Angeles
3. 10:10 AM – Fabrication of Two-Types Panel-Level Interposers with Fine Cu Wirings and Outstanding Electrical Reliability Masashi Minami, Daisuke Yamanaka, Masaya Toba, Shan Ho Tsai, Sadaaki Katoh, Kazuyuki Mitsukura – Resonac Corporation	3. 10:10 AM – Cu Damascene Process on Temporary Bonded Wafers for Thin Chip Stacking Using Cu-Cu Hybrid Bonding Nagendra Sekhar Vasarla, Dileep Kumar Mishra, Ser Choong Chong, Srinivasa Rao Vempati – Institute of Microelectronics A*STAR; Prayudi Lianto – Applied Materials Singapore	3. 10:10 AM – Low-Stress TSVs for High-Density 3D Integration Jingping Qiao, Binbin Jiao, Shiqi Jia, Ruiwen Liu, Shichang Yun, Yanmei Kong, Yuxin Ye, Xiangbin Du, Lihang Yu, Dichen Lu, Ziyu Liu – Chinese Academy of Science-Institute of Microelectronics; Jie Wang – Institute of Microelectronics, Chinese Academy of Science, Beijing, China
Refreshment Break: 10:30 a.m.-11:15 a.m. – Coquina Ballroom		
4. 11:15 AM – Warpage Modulation Study on Panel-Level Compression Molding Technology for Heterogeneous Integration Applications Liang He, Jason Xie, Shishir Deshpande, Andrew Jimenez, Jung Kyu Han, Gang Duan, Rahul Manepalli – Intel Corporation	4. 11:15 AM – A New Adhesive for CoW Cu-Cu Hybrid Bonding with High Throughput and Room Temperature Pre-Bonding Yasuhiro Kayaba, Yuzo Nakamura, Wataru Okada, Takuo Shikama, Kahori Tamura, Satoshi Inada – Mitsui Chemicals, Inc.	4. 11:15 AM – Integrated Optical Interconnect Systems (iOIS) for Silicon Photonics Applications in HPC Harry Hsia, C.W. Tseng, Chih-Chieh Chang, Jiun Yi Wu, Shih-Peng Tai, S. W. Lu, Jason Wu, Chih-Hang Tung, C. S. Liu, Yutong Wu, K. C. Yee, Douglas C. H. Yu – Taiwan Semiconductor Manufacturing Company, Ltd.
5. 11:35 AM – Signal Integrity of 2-μm-Pitch RDL Interposer for High-Performance Signal Processing in Chiplet-Based System Takamasa Takano, Hiroshi Kudo, Masaya Tanaka, Satoru Kuramochi – Dai Nippon Printing Co., Ltd.; Tomoya Sasagawa – DNP America, LLC	5. 11:35 AM – Low-Temperature and Pressureless Cu-to-Cu Bonding by Electroless Pd Plating Using Microfluidic System Po-Shao Shih, Jeng-Hau Huang, Chang-Hsien Shen, Yu-Chun Lin, Simon Johannes Graefner, Vengudusamy Renganathan, C. Robert Kao – National Taiwan University; Chin-Li Kao, Yung-Sheng Lin, Yun-Ching Hung, Chun-Wei Chiang – Advanced Semiconductor Engineering, Inc.	5. 11:35 AM – Demonstration of a CMOS-Compatible Superconducting Cryogenic Interposer for Advanced Quantum Processors King Jien Chui, Yong Chyn Ng, Ya-Ching Tseng, Hongyu Li – Institute of Microelectronics A*STAR
6. 11:55 AM – Thermal and Mechanical Characterization of Embedded PTCQ Packaging Test Chip Die Gerald Weis, Timo Schwarz, Johannes Stahr, Andreas Zluc – AT&S AG; Vladimir Cherman, Geert Van der Plas – imec	6. 11:55 AM – Volume-Controllable Solder Bumping Technology to Package Substrate Using Injection Molded Solder for Fine-Pitch Flip Chip Toyohiro Aoki, Hiroyuki Mori, Koki Nakamura, Takashi Hisada – IBM Research, Tokyo; Katsuyuki Sakuma – IBM Research	6. 11:55 AM – Process Design Kit and Initial Demonstration of Digital Metal-Embedded Chip Assembly for High Density IO Fan-Out Packaging Souheil Nadri, Bor-An Clayton Tu, Hasan Sharifi, Daniel Kuzmenko, Joel Wong, Vu Phan, Courtney Wilt – HRL Laboratories, LLC; Florian Herrault – PseudolithC, Inc.; Abdullah Khan, David Schwan, David Botticello, Sanjana Das – Cadence
7. 12:15 PM – Reliability of Heterogeneous Integration on Hybrid Substrate With Ajinomoto Build-Up Film Channing Yang, John Lau, Gary Chen, Jones Huang, YH Chen, T. J. Tseng – Unimicron Technology Corp.; Ming Li – ASM Pacific Technology, Ltd.	7. 12:15 PM – Micro-Structure Analysis of Solder Joint Using Room Temperature Laser-Assisted Bonding (LAB) Process Yoon Hwan Moon, Jiho Joo, Gwang-Mun Choi, Chanmi Lee, Ki-Seok Jang, Jin-Hyuk Oh, In-Seok Kye, Yong-Sung Eom, Kwang-Seong Choi – Electronics Telecommunications Research Institute; Yong-Jun Oh – Hanbat National University	7. 12:15 PM – 1.65 μm L/S High Density Interconnect on Organic Substrate by Advanced Semi-Additive Process for HPC Applications Hussein Hamieh, Juliano Borges, Etienne Paradis, Yann Beilliard, Serge Ecoffey, Dominique Drouin – University of Sherbrooke; Isabel De Sousa, Martin Laliberte – IBM Canada, Ltd.

PROGRAM SESSIONS: THURSDAY, JUNE 1, 9:30 A.M. -12:35 P.M.

Session 16: Sintering and Soldering for High-Power, High-Reliability, and RF Devices	Session 17: Advanced Reliability Modelling and Characterization	Session 18: Advanced Photonic Packaging and Interconnect
Committees: Assembly and Manufacturing Technology and Materials & Processing	Committees: Thermal/Mechanical Simulation & Characterization and Applied Reliability	Committee: Photonics
Mediterranean 1	Mediterranean 6	Mediterranean 7 & 8
Session Co-Chairs: Mark Poliks – Binghamton University Email: mpoliks@binghamton.edu Omkar Gupte – Advanced Micro Devices, Inc. Email: Omkar.Gupte@amd.com	Session Co-Chairs: Wei Wang – Qualcomm Technologies, Inc. Email: wwang@qcom.com Tz-Cheng Chiu – National Cheng-Kung University Email: tchiu@mail.ncku.edu.tw	Session Co-Chairs: Richard Pitwon – Resolute Photonics, Ltd. Email: richard.pitwon@resolutephotonics.com Soon Jang – ficonTEC USA Email: soon.jang@ficontec.com
1. 9:30 AM – Understanding the Influence of Copper Substrate Oxidation on Silver Pressure Sintering Performance Tamira Stegmann, Andre Schwoebel, Wolfgang Schmitt, Stefan Gunst – Heraeus Germany GmbH & Co. KG; Karsten Durst – Technical University Darmstadt; Nils Neugebauer, Peter Klar – Justus Liebig University of Giessen	1. 9:30 AM – Fully Coupled Electromigration Modeling Using Peridynamics Yanan Zhang, Sundaram Vinod Anicode, Erdogan Madenci – University of Arizona; Xuejun Fan – Lamar University	1. 9:30 AM – Backside Optical Coupler: A Novel I/O for Mechanically Stable High Efficiency Fiber Coupling Sugeet Sunder, Akhilesh Jaiswal, Ajey Jacob – University of Southern California
2. 9:30 AM – Forming of Advanced THT-Interconnects Using SB² Laser Solder Jetting Process Matthias Fettke, Anne Fisch, Georg Friedrich, Moshir Nasser, Thorsten Teutsch – Pac Tech GmbH	2. 9:50 AM – Predicting Reliability Behavior in HBM Packages Through Numerical Simulation Sangkun O, Jongpa Hong, Sangmin Lee, Seoeun Kyung, Junho Lee, Kilsoo Kim, Jihyun Park, Dan Oh – Samsung Electronics Co., Ltd.	2. 9:50 AM – QPSK Transmitter Photonics Integrated Circuit (PIC) with Integrated Micro-Transfer-Printed EAMs and Custom Driver Compatible with 3D Integration Roshanak Shafiqi, Aaron Zilkie – Rockley Photonics; Clint Schow, Xinhong Du, Viviana Arrunategui-Norvick, Yujie Xia – University of California, Santa Barbara
3. 10:10 AM – High Reliability Design of Ag Sinter Joining on a Softened Crack-Less Ni-P / Pt/Ag Metallization AMB Substrate during Aging and Harsh Thermal Cycling Chuantong Chen, Yang Liu, Hupeng Huo, Katsuaki Suganuma – Osaka University; Minoru Ueshima, Takeshi Sakamoto – Daicel Corporation; Yukinori Oda – C. Uyemura & Co., Ltd.	3. 10:10 AM – Distortion Simulation for Direct Wafer-to-Wafer Bonding Process Nathan Ip, Nima NejadSadeghi – Tokyo Electron America, Inc.; Norifumi Kohama, Hayato Tanoue, Kimio Motoda – Tokyo Electron Kyushu, Ltd.	3. 10:10 AM – Low-Cost, HVM Singulation of Silicon Photonic ICs for Low-Loss Waveguide-to-Fiber Array Edge Coupling Hiren Thacker, Tong Wang, Steve Moyer, Mary Nadeau, Sandeep Razdan, Ginni Chadha – Cisco Systems, Inc.
Refreshment Break: 10:30 a.m.-11:15 a.m. – Coquina Ballroom		
4. 11:15 AM – Risk Assessment of Hybrid Low Temperature Solder on Surface Mount Technology and Board Level Reliability for BGA Packages Jihyun Lee, Yongsung Park, Junho Lee, Hansung Ryu, JeeHyun Jung, Kangjoon Lee, Kilsoo Kim – Samsung Electronics Co., Ltd.	4. 11:15 AM – Substrate Copper Trace Crack Characterization and Simulation Wei Yu, Faxing Che, Yeow Chon Ong, Hong Wan Ng – Micron Semiconductor Asia Operations Pte. Ltd; Vance Liu, Milly Lin, Jay Lin – Micron Memory Taiwan Co., Ltd.; Brad Rumsey, Christopher Glancey – Micron Technology, Inc.	4. 11:15 AM – Packaging of Ultra-Dynamic Photonic Switches and Transceivers for Integration into 5G Radio Access Network and Datacenter Sub-Systems Geert Van Steenberge, Gunther Roelkens, Peter Ossieur, Jeroen Missinne – imec/Ghent University; Joris Van Campenhout – imec; Milan M. Milosevic – PHIX Photonics Assembly; Paraskevas Bakopoulos – NVIDIA; Igor Krestnikov – Innolume; Stefano Stracca – Ericsson Research; Tanja Joerg – AT&S AG; Tanja Braun – Fraunhofer IZM; Qixiang Cheng – Cambridge University
5. 11:35 AM – A Bismuth-Free In-Containing Lower-Temperature Lead-Free Solder Paste for Wafer-Level Package Application that Outperforms SAC305 Hongwen Zhang, Tyler Richmond, Huaguang Wang – Indium Corporation	5. 11:35 AM – Design-for-Manufacturing and Design-for-Reliability Strategies for Large 80mm+ 2.5D Devices Peng Su, Omar Ahmed, Leif Hutchinson, Bernard Glasauer, Gautam Ganguly – Juniper Networks	5. 11:35 AM – Scalable Fiber-Array-to-Chip Interconnections with Sub-Micron Alignment Accuracy Shengtao Yu, Muhannad S. Bakir, Thomas Gaylord – Georgia Institute of Technology
6. 11:55 AM – Planar SiC Power Module Packaging and Interconnections Using Direct Ink Writing Riadh Al-Haidari, Mohammed Alhendi, Dylan Richmond, El Mehdi Abbara, Abdullah Obeidat, Mark Poliks, Mark Schadt – Binghamton University; Arun Gowda, Jeffrey Erlbaum, Han Xiong, Collin Hitchcock – GE Research	6. 11:55 AM – A Continuum Damage Mechanics Approach for the Reliability of Lead-Free Solders Subjected to Cyclic Loading Golam Rakib Mazumder, Mohammad Ashrafu Haq, Jeffrey Suhling, Pradeep Lall – Auburn University; Yaxiong Chen, Torsten Hauck, Abdullah Fahim – NXP Semiconductor, Inc.	6. 11:55 AM – Realization, Multi-Field Coupled Simulation and Characterization of a Thermo-Mechanically Robust LiDAR Front End on a Copper Coated Glass Substrate Marcel Kettelgerdes, Amit Pandey, Gordon Elger – Technical University of Applied Science Ingolstadt; Peter Meszmer, Majid Tavakolibasti, Bernhard Wunderle – Chemnitz University of Technology; Michael J. Haeussler, Gunnar Bottger – Fraunhofer IZM; Huseyin Erdogan – Continental AG; Ralph Schacht – Brandenburg University of Technology
7. 12:15 PM – Influence of Microscale Tin Particles on Mechanical Properties of Silver Sintering Joints with Reduced Processing Parameters Steffen Haderl, Yangyang Long, Rico Ottermann, Folke Dencker, Jens Twiefel, Marc Christopher Wurz – Leibniz University	7. 12:15 PM – A Quantitative Evaluation of the Inelastic Energy Absorptions in Cu-Polyimide Interconnect and the Effect on Interface Debond Driving Force Chien-Yu Wang, Tz-Cheng Chiu – National Cheng-Kung University; Wei-Jie Yin, Dao-Long Chen, Tang-Yuan Chen, Chin-Li Kao – Advanced Semiconductor Engineering, Inc.	7. 12:15 PM – Cavity-Resonator-Integrated Guided-Mode-Resonance Mirrors for Hybrid Integration of Wavelength-Multiplexed Light Source Akari Watanabe, Shunsuke Teranishi, Keisuke Ozawa, Aika Taniguchi, Junichi Inoue, Shogo Ura – Kyoto Institute of Technology; Kenji Kintaka – National Institute of Advanced Industrial Science and Technology

PROGRAM SESSIONS: THURSDAY, JUNE 1, 2:00 P.M. - 5:05 P.M.

Session 19: Advances in 3D Integration and Hybrid Bonding	Session 20: Automotive/Board-Level Reliability	Session 21: Fine-Pitch and Intermetallic Considerations in Advanced Solder Interconnections
Committee: Packaging Technologies	Committee: Applied Reliability	Committee: Interconnections
Palazzo D	Palazzo A & B	Mediterranean 2 & 3
Session Co-Chairs: Peng Su – Juniper Networks Email: pensu@juniper.net Jaesik Lee – Meta Platforms, Inc. Email: jaesiklee@fb.com	Session Co-Chairs: Paul Tiner – Texas Instruments, Inc. Email: p-tiner@ti.com Varughese Mathew – NXP Semiconductor, Inc. Email: varughese.mathew@nxp.com	Session Co-Chairs: Nathan Lower – Consultant Email: nplower@hotmail.com Jian Cai – Tsinghua University Email: jamescai@tsinghua.edu.cn
1. 2:00 PM – Thermal Improvement of HBM with Joint Thermal Resistance Reduction for Scaling 12 Stacks and Beyond Taehwan Kim, Youngdeuk Kim, Heejung Hwang, Hwanjoo Park, Jaechoon Kim, Dan (Kyung Suk) Oh – Samsung Electronics Co., Ltd.	1. 2:00 PM – Impact of Temperature Cycling Conditions on Board Level Vibration for Automotive Applications Varun Thukral, Irene Bacquet, Michiel Soestbergen, Jeroen Zaal, Romuald Roucou, Rene Rongen – NXP Semiconductor, Inc.; Willem Driel, G.Q. Zhang – Delft University of Technology	1. 2:00 PM – Copper Pillar Voids in a Flip Chip Package During High Temperature Application Miao Wang, Amar Mavinkurve, Romuald Roucou, Amirul Afripin, CS Foong, Trent Uehling, Nishant Lakhera – NXP Semiconductor, Inc.
2. 2:20 PM – Electrical and Thermal Analysis of Bumpless Build Cube 3D Using Wafer-on-Wafer and Chip-on-Wafer for Near Memory Computing Norio Chujo – Hitachi Research & Development Group/Tokyo Institute of Technology; Hiroyuki Ryoson, Tomoji Nakamura, Koji Sakui, Shinji Sugatani, Takayuki Ohba – Tokyo Institute of Technology	2. 2:20 PM – Thermal Aging Study of Encapsulated Power Devices Under Autonomous Driving Condition and its Effect on Board Level Reliability Yu-Hsiang Yang, Bongtae Han – University of Maryland; Przemek Gromala – Robert Bosch GmbH	2. 2:20 PM – Solder Joint Reliability of Fully Homogenised SAC-SnBi Low Temperature BGA Interconnections Using Solid Liquid Inter-Diffusion (SLID) Hafiz Waqas Ali, David Danovitch, Dominique Drouin – University of Sherbrooke; Richard Langlois, Robert Martel – IBM Corporation
3. 2:40 PM – 2.5D MCM (Multi-Chip Module) Technology Development for Advanced Package Laurene Yip, James Tsai, Rosa Lin, Ian Hsu – MediaTek, Inc.	3. 2:40 PM – Evolution of Fracture Resistance of the FCBGA Interfaces Under Monotonic and Fatigue Loads in Presence of Sustained Automotive High Temperatures Pradeep Lall, Aathi Pandurangan, Padmanava Choudhury, Jeffrey Suhling – Auburn University	3. 2:40 PM – Intermetallic Growth Study of Ultra-Thin Copper and Tin Bilayer for Hybrid Bonding Applications Gaurav Khurana – TU Dresden; Luliana Panchenko – TU Dresden/Fraunhofer IZM
Refreshment Break: 3:00 p.m. - 3:45 p.m. – Coquina Ballroom		
4. 3:45 PM – Reliability Performance on Fine-Pitch SolC™ Bond Shih-Wei Liang, Y. R. Liang, Gene C. Y. Wu, K. C. Yee, C. T. Wang, Douglas C. H. Yu – Taiwan Semiconductor Manufacturing Company, Ltd.	4. 3:45 PM – System-Level Reliability Case Studies of High-Performance Automotive and Medical IC Packages Li Jiang, Guangxu Li, Kejun Zeng, Jaimal Williamson, Rajen Murugan – Texas Instruments, Inc.	4. 3:45 PM – Heterogeneous Integration on Organic Interposer Substrate with Fine-Pitch RDL and 40 Micron Pitch Micro-Bumps Katsuyuki Sakuma, Griselda Bonilla – IBM Research; Russell Kastberg – IBM Systems; Toyohiro Aoki – IBM Japan, Ltd.
5. 4:05 PM – Development of 4 Die Stack Module Using Hybrid Bonding Approach Ser Choong Chong, Au Keng Yuen, Jason, Nagendra Sekhar Vasarla, Ismael Daniel Ceren, Srinivasa Rao Vempati – Institute of Microelectronics A*STAR	5. 4:05 PM – Reliability Challenges and Mitigation Measures of Small Body-Sized Components on Complex and High-Layer Count PCBs Peng Su, Omar Ahmed, Arman Ahari, Leif Hutchinson, Bernard Glasauer – Juniper Networks	5. 4:05 PM – A Study on the Advanced Chip to Wafer Stack for Better Thermal Dissipation of High Bandwidth Memory Sangyong Lee, Jinwoo Park, Jong-Kyu Moon, Minsuk Kim, Gyujei Lee, Kangwook Lee – SK hynix, Inc.
6. 4:25 PM – Impact of Dielectric and Copper Via Design on Wafer-to-Wafer Hybrid Bonding Vikas Dubey, Dirk Wuensch, Knut Gottfried, Tobias Fischer, Maik Wiemer, Harald Kuhn – Fraunhofer ENAS	6. 4:25 PM – Investigation on Fatigue Life of Non-Symmetric Solder Joints in Chip Resistors Jonghwan Ha, Junbo Yang, Pengcheng Yin, Karthic Arun Deo, Chongyang Cai, Seungbae Park – Binghamton University	6. 4:25 PM – Seed Layer Etching, Thermal Reflow and Bonding of Cu-Sn Micro Bumps with 5 µm Diameters Yunfan Shi, Zilin Wang, Zheyao Wang – Tsinghua University
7. 4:45 PM – Voids-Free Die-Level Cu/ILD Hybrid Bonding Katsuyuki Sakuma – IBM Research; Roy Yu, John Knickerbocker, Dale McHerron, Ming Li, Siu Cheung So, So Ying Kwok, Chun Ho Fan, Siu Wing Lau – ASM Pacific Technology, Ltd.	7. 4:45 PM – Investigation of Acceleration Factors for SnAgCu-Bi Solder Joints Under Various Temperature Cycling Test Conditions Choongpyo Jeon, Youngsung Choi, Kwangwon Seo, Keunho Rhew, Jinsoo Bae, Yuchul Hwang – Samsung Electronics Co., Ltd.; Hyunsik Jeong – Hanyang University	7. 4:45 PM – Development of Fluxless Micro-Bonding and Narrow Gap Filling Process Sadaaki Katoh, Dongchul Kan, Keiko Ueno, Kazuyuki Mitsukura – Resonac Corporation

PROGRAM SESSIONS: THURSDAY, JUNE 1, 2:00 P.M. - 5:05 P.M.

Session 22: Large Substrate Process Integration Challenges	Session 23: Next Generation Quantum, AI, and Secure System Design	Session 24: High-Speed Signal and Power Integrity
Committee: Assembly and Manufacturing Technology	Committee: Emerging Technologies	Committee: RF, High-Speed Components & Systems
Mediterranean 1	Mediterranean 6	Mediterranean 7 & 8
Session Co-Chairs: Valerie Oberson – IBM Canada, Ltd. Email: voberson@ca.ibm.com Jobert Van Eysden – MKS Instruments, Inc. Email: Jobert.van-Eysden@atotech.com	Session Co-Chairs: Rohit Sharma – Indian Institute of Technology Ropar Email: rohit@iitrpr.ac.in Santosh Kudtarkar – Analog Devices, Inc. Email: santosh.kudtarkar@analog.com	Session Co-Chairs: Rockwell Hsu – Cisco Systems, Inc. Email: rohsu@cisco.com Chuei-Tang Wang – Taiwan Semiconductor Manufacturing Company, Ltd. Email: ctwang10492@hotmail.com
<p>1. 2:00 PM – Extremely Large 3.5D Heterogeneous Integration for the Next-Generation Packaging Technology Ilbok Lee, Soohyun Nam, Sungeun Kim, Sangho Shin, Younglyong Kim, Sunkyung Seo, Hae Jung Yu, Dae-Woo Kim – Samsung Electronics Co., Ltd.</p>	<p>1. 2:00 PM – Thermal-Aware SoC Macro Placement and Multi-Chip Module Design Optimization with Bayesian Optimization Michael Molter, Elyse Rosenbaum – University of Illinois; Rahul Kumar, Osama Waqar Bhatti, Madhavan Swaminathan – Georgia Institute of Technology; Sonja Koller – Intel Corporation</p>	<p>1. 2:00 PM – Comprehensive PDN/PSIJ Analysis of Silicon Capacitor Use for 8.533 GT/s LPDDR5X Application Scott Powers, Jonathan Casanova, Arun Kundu, Varin Sriboonlue, Srivatsan Thiruvengadam, Jaemin Shin – Qualcomm Technologies, Inc.; Xiao Ma – Meta Platforms, Inc.</p>
<p>2. 2:20 PM – Study of Fabrication and Reliability for the Extremely Large 2.5D Advanced Package Kosuke Murai, Hitoshi Onozeki, Dongchul Kang, Kazue Hirano, Mitsukura Kazuyuki – Resonac Corporation</p>	<p>2. 2:20 PM – 3D Defect Detection and Metrology of HBM3s Using Semi-Supervised Deep Learning Ramanpreet Pahwa, Richard Chang, Jie Wang, Ziyuan Zhao, Chuan Sheng Foo, Xun Xu, Lile Cai, Kangkang Lu – Institute for Infocomm Research A*STAR; Sharon Lim, Ser Choong Chong, Vempati Srinivasa Rao – Institute of Microelectronics A*STAR</p>	<p>2. 2:20 PM – Design Considerations for Power Delivery Network and Metal-Insulator-Metal Capacitor Integration in Bridge-Chips for 2.5-D Heterogeneous Integration Ankit Kaul, Madison Manley, Muhammad S. Bakir – Georgia Institute of Technology</p>
<p>3. 2:40 PM – A Technical Review on State of the Art In-Plane and Out-of-Plane Deformation Measurement Techniques for Microelectronic Packages Karthik Arun Deo, Yangyang Lai, Junbo Yang, Jong Hwan Ha, Pengcheng Yin, Seungbae Park – Binghamton University</p>	<p>3. 2:40 PM – A Si-Interposer with Buried Cu Metal Stripes and Bonded to Si-Substrate Backside for Security IC Chips Takuya Wadatsumi, Rikuu Hasegawa, Kazuki Monta, Takuji Miki, Makoto Nagata – Kobe University; Takaaki Okidono – SCU Co., Ltd.</p>	<p>3. 2:40 PM – Statistical Analysis of Off-Chip Power-Integrity for Multicore Systems Sodam Han, Sungwook Moon, Jungil Son, Seungki Nam – Samsung Electronics Co., Ltd.-Foundry Business</p>
Refreshment Break: 3:00 p.m. - 3:45 p.m. – Coquina Ballroom		
<p>4. 3:45 PM – Lead Frame vs. Mold Via Rathin Mandal – Institute of Microelectronics A*STAR</p>	<p>4. 3:45 PM – Physical Authentication of Electronic Devices Using Synthetically Generated 3D Material Signatures Tejas Ravindra Kulkarni, Nikhilesh Chawla, Ganesh Subbarayan – Purdue University</p>	<p>4. 3:45 PM – HBM3 Modules on Latest High Density Organic Laminate—Signal Integrity Design and Analysis with Interconnect Budget Results Frank Libsch – IBM Research; Hiroyuki Mori – IBM Research, Tokyo</p>
<p>5. 4:05 PM – A Novel Low-Temperature Connection and High-Temperature Curing Process for Reducing the Warpage of Bonding Pair in Fan-Out Wafer Level Packaging Yun Bai, Kang Li, Cheng Zhong, Qiang Liu, Jinhui Li, Guoping Zhang, Rong Sun – Chinese Academy of Science-Shenzhen Institute of Advanced Technology</p>	<p>5. 4:05 PM – Modeling and Analysis of CMOS-Based Folded Memristive Crossbar Array for 3D Neuromorphic Integrated Circuits Sherin A. Thomas, Sahibia Kaur Vohra, Suyash Kushwaha, Rohit Sharma, Devarshi Mrinal Das – Indian Institute of Technology Ropar</p>	<p>5. 4:05 PM – Signal and Power Integrity Design and Analysis for Bunch-of-Wires (BoW) Interface for Chiplet Integration on Advanced Packaging Ram Krishna, Elyse Rosenbaum – University of Illinois; Atom Watanabe, John Golz, Ravi Bonam, Frank Libsch, Arvind Kumar – IBM Corporation</p>
<p>6. 4:25 PM – Package Warpage of Whole Strip Evaluation with Interface Analysis in the Flip-Chip Die Bonding Process Ian Ho, Po-Yu Liao, Teny Shih, Andrew Kang, Yu-Po Wang – Siliconware Precision Industries Co., Ltd.</p>	<p>6. 4:25 PM – Cryogenic Integration for Quantum Computer Using Diamond Color Center Spin Qubits Toshiki Iwai, Kenichi Kawaguchi, Tetsuya Miyatake, Tetsuro Ishiguro, Shoichi Miyahara, Shintaro Sato – Fujitsu, Ltd.; Salahuddin Nur, Ryoichi Ishihara – Delft University of Technology</p>	<p>6. 4:25 PM – Metaconductor-Based High Signal Integrity Interconnects for 112 Gbps SerDes Interface with Channel Analysis Hae-In Kim, Alexander Wilcher, Saeyeong Jeon, Yong-Kyu Yoon – University of Florida; Brice Achkir, Rockwell Hsu – Cisco Systems, Inc.</p>
<p>7. 4:45 PM – Thermal Solutions for Large Die and Package Choong Kooi Chee, Sean Hsu, Janak Patel, Alaba Bamido – Marvell Semiconductor, Inc.</p>	<p>7. 4:45 PM – Characterizations of Indium Interconnects for 3D Quantum Assemblies Celine Feautrier, Edouard Deschaseaux, Alain Gueugnot, Jean Charbonnier, Aurelia Plihon, Ludovic Dupre, Franck Henry, Frederic Berger, Antoine Pagot, Sebastien Renet, Olivier Mailliart, Candice Thomas – CEA-LETI</p>	<p>7. 4:45 PM – Signal Integrity Co-Design of a High-Speed (20 Gbps) Analog Passive CMOS Switch Srikanth Manian, S. Shanmuganarayanan, Rajen Murugan, Sylvester Ankamah-Kusi – Texas Instruments, Inc.</p>

PROGRAM SESSIONS: FRIDAY, JUNE 2, 9:30 A.M. -12:35 P.M.

Session 25: Next Generation High-Performance Computing Architectures	Session 26: Materials Reliability	Session 27: Next Generation Wafer-to-Wafer Copper Bonding
Committee: Packaging Technologies	Committee: Applied Reliability	Committee: Interconnections
Palazzo D	Palazzo A & B	Mediterranean 2 & 3
Session Co-Chairs: Eric Tremble – Marvell Email: etremble@marvell.com Subhash L. Shinde – Notre Dame University Email: sshinde@nd.edu	Session Co-Chairs: Tae-Kyu Lee – Cisco Systems, Inc. Email: taeklee@cisco.com Darvin R. Edwards – Edwards Enterprise Consulting, LLC Email: darvin.edwards1@gmail.com	Session Co-Chairs: Li Li – Infinera Corporation Email: packaging@yahoo.com Dingyou Zhang – Broadcom, Inc. Email: dingyouzhang.brcm@gmail.com
1. 9:30 AM – CoWoS Architecture Evolution for Next Generation HPC on 2.5D System in Package Yu-Min Liang, Hsieh-Pin Hu, Yu-Chen Hu, Chia-Yen Tan, Chih-Ta Shen, S. Y. Hou – Taiwan Semiconductor Manufacturing Company, Ltd.	1. 9:30 AM – Control of Solder Microstructure Stimulated by Interface Condition of the UBM/ Solder and Enhancement of Electromigration Reliability Hariram Mohanram, Yi-Ram Kim, Geng Ni, Choongun Kim – University of Texas, Arlington; Sylvester Ankamah-Kusi, Qiao Chen, Patrick Thompson – Texas Instruments, Inc.	1. 9:30 AM – 0.5 μm Pitch Next Generation Hybrid Bonding with High Alignment Accuracy for 3D Integration Christopher Netzband, Kevin Ryan, Ilseok Son, Hirokazu Aizawa – TEL Technology Center, America, LLC; Nathan Ip, Yuji Mimura, Xuemei Chen – Tokyo Electron America, Inc.
2. 9:50 AM – Reliability Performance of S-Connect Module (Bridge Technology) for Heterogeneous Integration Packaging Heejun Jang, Kyun Ahn, Gamhan Yong, WonHo Choi, JiHyun Kim, Dave Hiner, TaeKyeong Hwang, Mike Kelly, WonChul Do, JinYoung Khim – Amkor Technology, Inc.	2. 9:50 AM – Al₂O₃-Coated Bond Wire with Adhesion Promoter & Electrical Insulation Soojae Park, Soohyun Jo – OxWires Co., Ltd.; Sichun Seo, Chulhyung Cho – Samsung Electronics Co., Ltd.; Eulgi Min, Kyujung Choi – NCD Co., Ltd.	2. 9:50 AM – Low Temperature and Fine Pitch Nanocrystalline Cu/SiCN Wafer-to-Wafer Hybrid Bonding Wei-Lan Chiu, Ou-Hsiang Lee, Tzu-Ying Kuo, Hsiang-Hung Chang – Industrial Technology Research Institute; James Yi-Jen Lo, Chiang-Lin Shih, Hsih-Yang Chiu – Nanya Technology Corporation
3. 10:10 AM – Advanced Packaging Design Platform for Chiplets and Heterogeneous Integration Lihong Cao – Advanced Semiconductor Engineering, Inc.; Chen-Chao Wang, Chih-Yi Huang – ASE Corporate R&D Center	3. 10:10 AM – Evolution of Propensity for High Strain-Rate Damage Accrual in Doped and Undoped SnAgCu Lead-Free Solders in Temperature Range of -65 °C to +200 °C After 1-Year Sustained High Temperatures Exposure Pradeep Lall, Vishal Mehta, Vikas Yadav, Mrinmoy Saha, Jeffrey Suhling – Auburn University	3. 10:10 AM – 0.5 μm Pitch Wafer-to-Wafer Hybrid Bonding with SiCN Bonding Interface for Advanced Memory Kai Ma, Nikos Bekiaris, Sesh Ramaswami – Applied Materials, Inc.; Taotao Ding, Juergen Burggraf, Gernot Probst, Thomas Uhrmann – EV Group, Inc.
Refreshment Break: 10:30 a.m.-11:15 a.m. – Mediterranean & Palazzo Foyers		
4. 11:15 AM – FO-EB-T Package Solution for High Performance Computing Po Yuan (James) Su, David Ho, Jacy Pu, Yu Po Wang – Siliconware Precision Industries Co., Ltd.	4. 11:15 AM – Reliability Investigations of Polymer Based Redistribution Layers (RDL) Protected by a Mold Layer Ji-Youn Kwak – University of Ulsan; Emmanuel Chery, John Slabbekoorn, Julien Bertheau, Joke De Messemaeker, Eric Beyne – imec	4. 11:15 AM – Fine-Pitch 30 μm Cu-Cu Bonding Using Electroless Nano-Ag Hsiang-Wei Tsai, Yung-Sheng Lin, Chun-Wei Chiang, Yun-Ching Hung, Chin-Li Kao, Ping-Hung Hsieh, I-Ting Lin, Chih-Yuan Hsu – Advanced Semiconductor Engineering, Inc.
5. 11:35 AM – Die to Wafer Hybrid Cu Bonding for Fine Pitch 3D-IC Applications Yeongseon Kim, Juhyeon Kim, Hyeoun Kim, Dohyun Kim, Seonkyung Seo, Chajea Jo, Dae-Woo Kim – Samsung Electronics Co., Ltd.	5. 11:35 AM – Ionic Sensor Package Design for the Survivability in a Drop/Impact During Deployment Pengcheng Yin, Jong Hwan Ha, Junbo Yang, Yangyang Lai, Seungbae Park – Binghamton University; Biju Jacob, Arun Gowda – GE Research	5. 11:35 AM – Influence of H₂O in Bonding Interfaces on Bonding Strength of Plasma-Activated Bonded Silicon Oxide Hirota Yoshioka, Nobutoshi Fujii, Takushi Shigetoshi, Takahiro Kamei, Kengo Kotoo, Naoki Ogawa, Tatsuya Horikiri, Shunsuke Furuse, Sotetsu Saito, Suguru Saito, Yoshiya Hagimoto, Hayato Iwamoto – Sony Semiconductor Solutions Corporation
6. 11:55 AM – C2W Hybrid Bonding Interconnect Technology for Higher Density and Better Thermal Dissipation of High Bandwidth Memory Kibum Kim – SK hynix, Inc.	6. 11:55 AM – Effects of Twin Boundary and Precipitates on Board Level Reliability in Sn-Ag-Cu (SAC) Solder Joints Through EBSD Analysis Dalljin Yoon, Byoungdo Lee, Jihye Kim, Sungho Hyun, Gyujei Lee, Kangwook Lee – SK hynix, Inc.	6. 11:55 AM – All Nanograined Copper Is Not Created Equal Yun Zhang, Peipei Dong, Jing Wang, Xingxing Zhang – Shinhao Materials LLC; Klaus Leyendecker, Tsvetina Dobrovolska, Michael Herkommer, Volker Wohlfarth, Josh Liang – Umicore Galvanotechnik GmbH
7. 12:15 PM – Direct Bonded Heterogeneous Integration (DBHi): Surface Bridge Approach for Die Tiling Claudia Cristina Barrera Pulido, Divya Taneja, Philip McInnes, Isabel De Sousa – IBM Canada, Ltd.; Sayuri Kohara, Akihiro Horibe – IBM Japan, Ltd.; Aakrati Jain, Thomas Wassick – IBM Corporation	7. 12:15 PM – Copper Wire Degradation Under the Effect of Different Humidity Levels Michael Joo Zhong Lim, Zhong Chen, Chuan Seng Tan – Nanyang Technological University; Hai Guan Loh – Infineon Technologies Asia Pacific Pte. Ltd.; Michael Goroll – Infineon Technologies AG	7. 12:15 PM – A Study on Multi-Chip Stacking Process by Novel Dielectric Polymer Adhesive for Cu-Cu Hybrid Bonding Yuzo Nakamura, Kahori Tamura, Yasuhisa Kayaba, Wataru Okada, Takuo Shikama, Satoshi Inada – Mitsui Chemicals, Inc.

PROGRAM SESSIONS: FRIDAY, JUNE 2, 9:30 A.M. -12:35 P.M.

Session 28: Process Enhancements in 3D, FOWLP, and TSV Technologies	Session 29: AI-based Prediction for Heterogeneous Integration and Advanced Packaging	Session 30: Trends in Encapsulants and Low Dk/Df Dielectrics
Committee: Materials & Processing	Committee: Thermal/Mechanical Simulation & Characterization	Committee: Materials & Processing
Mediterranean 1	Mediterranean 6	Mediterranean 7 & 8
Session Co-Chairs: Vidya Jayaram – Intel Corporation Email: vidya.jayaram@intel.com Dwayne Shirley – Marvell Semiconductor, Inc. Email: shirley@ieee.org	Session Co-Chairs: Patrick McCluskey – University of Maryland Email: mcclupa@umd.edu Rui Chen – Georgia Institute of Technology Email: chenrui@gatech.edu	Session Co-Chairs: Tanja Braun – Fraunhofer IZM Email: tanja.braun@izm.fraunhofer.de Kimberly Yess – Brewer Science, Inc. Email: kyess@brewerscience.com
1. 9:30 AM – Magneto-Assisted Graphene Reinforcement: A New Method to Enhance Nanostructure and Properties of Electrodeposited Copper Nithin Nedumthakady, Pragna Bhaskar, Vanessa Smet – Georgia Institute of Technology	1. 9:30 AM – Feasibility Investigation of Machine Learning for Electronic Reliability Analysis Using FEA Robert David Johannes Hoehne, Yichen Qi, Oliver Albrecht, Karsten Meier, Karlheinz Bock – TU Dresden	1. 9:30 AM – Liquid Compression Mold Underfill Optimization with Low Warpage and Narrow Gap Flow Tsuyoshi Kamimura, Shinichi Sato, Yuto Shigeno – NAMICS Corporation; Brian Schmaltz – NAMICS Technologies, Inc.
2. 9:50 AM – Exploring Capabilities of Maskless Lithography for Dual-Image Exposure in FO WLP Ksenija Varga, Thomas Uhrmann, Roman Holly, Tobias Zenger – EV Group, Inc.; Chris Milasincic, Mel Zussman, Ron Legario, Michael Knaus – HD Microsystems LLC.	2. 9:50 AM – ARTSim: A Robust Thermal Simulator for Heterogeneous Integration Platforms Yousef Safari, Adam Corbier, Dima Al Saleh, Boris Vaisband – McGill University	2. 9:50 AM – Effects of High-Temperature Exposure on the Thermo-Mechanical Behavior of Epoxy Molding Compound and Warpage of Molded Wafers Junmo Kim, Myoung Song, Chang-Yeon Gu, Min Sang Ju, Taek-Soo Kim – Korea Advanced Institute of Science and Technology; Sung Woo Ma, Jin Hee Lee, Woong-Sun Lee – SK hynix, Inc.
3. 10:10 AM – Alignment Through Thick Si Layer for High Resolution Patterning on Bonded Wafers with Tight Overlay Margin Using Immersion Lithography Arvind Sundaram, Chin Khang Tew, Guo Wei Tan, Hongyu Li, Nandini Venkataraman, Yuan-Hsing Fu, Chandra Rao Bhesetti, Navab Singh – Institute of Microelectronics A*STAR	3. 10:10 AM – Reduced-Order Models of Digital Twin Applications for Design Platform of Flexible Hybrid Electronics Chang-Chun Lee – National Tsing Hua University; Jui-Chang Chuang, Chen-Tsai Yang, Chung-I Li – Industrial Technology Research Institute	3. 10:10 AM – Low Temperature Fine Pitch All-Copper Interconnects Combining Photopatternable Underfill Films Xinrui Ji, Henk Van Zeijl, Weiping Jiao, Shan He, Leiming Du, Guoqi Zhang – Delft University of Technology
Refreshment Break: 10:30 a.m.-11:15 a.m. – Mediterranean & Palazzo Foyers		
4. 11:15 AM – Recent Progress in the Development of High-Density TSV for 3-Layers CMOS Image Sensors Stephan Borel, Myriam Assous, Stephane Moreau, Steve Pellerin – CEA-LETI	4. 11:15 AM – Methodology of Artificial Intelligence Aided Hybrid Modeling for Predicting Solder Joint Reliability of BGA Package Ling Pan, Faxing Che, Yeow Chon Ong, Hong Wan Ng – Micron Semiconductor Asia Operations Pte. Ltd; Christopher Glancey, Gokul Kumar – Micron Technology, Inc.	4. 11:15 AM – Novel Low Dk/Df Photoimageable Dielectric for Redistribution Layer Guillermo Fernandez Zapico, Fumihiko Kawauchi, Shinya Kawashita, Manabu Hirasawa, Kitaru Sato, Tetsuya Imai, Hidekazu Kondo, Tatsuya Makino – Resonac Corporation
5. 11:35 AM – The Advantages of Low Temperature (<400 °C) Carbon Nano-Tubes (CNTs) as Through Silicon Vias (TSVs) in Multi-Layers Stacking and Backside Power-Via Applications Nilabh Basu, H.-Y. Lin, T.-W. Chen, Y.-C. Chan, Y.-T. Tsai, H.-C. Guo, T.-H. Wu, P.-C. Lin, Y.-C. Lin, Ming-Han Liao – National Taiwan University	5. 11:35 AM – Effect of Li-Ion Battery Form Factor on the SoH Degradation Under Randomized Charge-Discharge Cycles and C-Rates Pradeep Lall, Ved Soni – Auburn University	5. 11:35 AM – Novel Photo-Definable Low Dk & Df Polyimide for Advanced Package of High Frequency Application Hitoshi Araki, Akira Shimada, Hisashi Ogasawara, Masaya Jukei, Masao Tomikawa – Toray Industries, Inc.
6. 11:55 AM – A Precise Wafer Thinning Integration Process for Nano-TSV Formation Ya-Ching Tseng, Nandini Venkataraman, King Jien Chui – Institute of Microelectronics A*STAR	6. 11:55 AM – AI-Based Design Framework for Warpage Control of Fan-Out Panel-Level Package Peilun Yao, Yonglin Zhang, Jinglei Yang – Hong Kong University of Science and Technology; Haibin CHEN, Jingshen Wu – Hong Kong University of Science and Technology (Guangzhou); Haibo Fan, Anthony Cheung – Nexperia HK, Ltd.	6. 11:55 AM – Novel Low Df Thermosetting Film and Photo Imageable Film Meiten Koh, Kazuyoshi Yoneda, Kazutaka Nakada, Yoshitomo Aoyama, Kasumi Hashimoto, Kota Oki – Taiyo Ink Mfg. Co., Ltd.
7. 12:15 PM – Next Generation Infrared (IR) Laser Debonding / Silicon Handle Technology for Precision Chiplet Technology Applications Qianwen Chen, Michael Belyansky, Yasir Sulehria, Akihiro Horibe, Eric Perfecto, Katsuyuki Sakuma, John Knickerbocker – IBM Corporation; Takeshi Tamura, Takayuki Ishii, Panupong Jaipan, Satoshi Nishimura, Nishimura, Ilseok Son – Tokyo Electron, Ltd.	7. 12:15 PM – Thermal Characterization of 3-D Stacked Heterogeneous Integration (HI) Package for High-Power Computing Applications Aakrati Jain, Sathya Raghavan, Prabudhya Roy Chowdhury, Mukta Ghate Farooq, Arvind Kumar, Katsuyuki Sakuma – IBM Research; Risa Miyazawa – IBM Research, Tokyo	7. 12:15 PM – Properties of Low Dielectric Constant Buildup Materials Containing Micron Sized Hollow Silica Preeya Kuray – AGC Inc.; Tom McCarthy, Caleb Ancharski, Yoji Nakajima – AGC Multi Material America, Inc.

PROGRAM SESSIONS: FRIDAY, JUNE 2, 2:00 P.M. - 5:05 P.M.

Session 31: MEMS Sensor, Bio, and Advanced Interconnect Reliability	Session 32: Thermo-Mechanical Modelling and Characterization	Session 33: Advances in RDL, Via, and TSV Technologies for Chiplet Integration
Committees: Packaging Technologies and Applied Reliability	Committee: Thermal/Mechanical Simulation & Characterization	Committee: Interconnections
Palazzo D	Palazzo A & B	Mediterranean 2 & 3
<p>Session Co-Chairs: Young-Gon Kim – Renesas Electronics America Email: young.kim.jg@renesas.com Deepak Goyal – Intel Corporation Email: deepak.goyal@intel.com</p>	<p>Session Co-Chairs: Pradeep Lall – Auburn University Email: lall@auburn.edu Tiyu Zheng – Microsoft Corporation Email: tizheng@microsoft.com</p>	<p>Session Co-Chairs: Takafumi Fukushima – Tohoku University Email: fukushima@lbc.mech.tohoku.ac.jp Bernd Ebersberger – Infineon Technologies AG Email: bernd.ebersberger@infineon.com</p>
<p>1. 2:00 PM – Enabling Backside Processing for Perforated Microfluidic Devices Jakob Visker, Yang Han, Evert Visker, Chi Dang Thi Thuy, Mateusz Gocyla, Jan Ackaert, Aurelie Humbert, Serge Vanhaelemeersch, Lan Peng – imec</p>	<p>1. 2:00 PM – Embedded Microchannel Cooling System Based on Flexible Manifold for High-Performance Computing ICs Jie Wang, Yanmei Kong, Binbin Jiao, Ruiwen Liu, Yuxin Ye, Xiangbin Du, Lihang Yu, Yulin Shi, Shichang Yun, Dichen Lu, Ziyu Liu, Jingping Qiao – Chinese Academy of Science-Institute of Microelectronics</p>	<p>1. 2:00 PM – 3D Silicon Interposer for Terabit/s Transceivers Based on High-Speed TSVs Bogdan Sirbu, Kai Zoschke, Tolga Tekin – Fraunhofer IZM; Ukyo Suzuki, Quentin Wilmart – CEA-LETI</p>
<p>2. 2:20 PM – Wafer Level Chip Scale Package Technology Applied to MEMS Pressure Sensor Luca Maggi, Marco Del Sarto, Tiziano Chiarillo, Enri Duqi, Lorenzo Baldo, Adriano Abbisogni – STMicroelectronics</p>	<p>2. 2:20 PM – Simulation of Device Structure Impacts on Bonding Wave and Strain in Wafer-to-Wafer Cu-Cu Hybrid Bonding Takaaki Hirano, Taichi Yamada, Shoji Kobayashi, Yoshiya Hagimoto, Hayato Iwamoto – Sony Semiconductor Solutions Corporation</p>	<p>2. 2:20 PM – Creative Design and Structure Applied to Chiplets Packaging Chen-Chao Wang, Chih-Yi Huang, Chih-Pin Hung, Chung-Hung Lai, Hung-Hsien Huang, Hung-Chun Kuo, Ming-Fong Jhong, Fu-Chen Chu – Advanced Semiconductor Engineering, Inc.</p>
<p>3. 2:40 PM – A Novel FOWLP Method to Integrate Delicate MEMS Components Markus Woehrmann, Tanja Braun, Michael Schiffer, Martin Schneider-Ramelow – Fraunhofer IZM; Marc Dreissigacker – Technical University Berlin</p>	<p>3. 2:40 PM – Investigation of Cure Kinetics of Advanced Epoxy Molding Compound Using Dynamic Heating Scan: An Overlooked Second Reaction Ran Tao, Aaron M. Forster – National Institute of Standards and Technology; Sukrut Prashant Phansalkar, Bongtae Han – University of Maryland</p>	<p>3. 2:40 PM – TSV-Based Stacked Silicon Capacitor with Embedded Package Platform Kyojin Hwang, Heeseok Lee, Junso Pak – Samsung Electronics Co., Ltd.</p>
Refreshment Break: 3:00 p.m. - 3:45 p.m. – Mediterranean & Palazzo Foyers		
<p>4. 3:45 PM – Development of High Reliability 6 μm-Pitch Cu-Cu Connections Using over-400 mm^2-Large Chip on Wafer Bonding Process Takahiro Kamei, Hirotaka Yoshioka, Tatsumasa Hiratsuka, Akihisa Sakamoto, Kan Shimizu, Hayato Iwamoto – Sony Semiconductor Solutions Corporation</p>	<p>4. 3:45 PM – Effect of Passivation and Mechanical Constraint on Electromigration in Interconnect Xuejun Fan – Lamar University; Zhen Cui, Guoqi Zhang – Delft University of Technology</p>	<p>4. 3:45 PM – Ultra Fine Pitch RDL (UFPRDL) Using Polymer Dual Damascene Processing Nelson Pinho, Emmanuel Chery, Nicolas Pantano, John Slabbekoorn, Andy Miller, Eric Beyne – imec</p>
<p>5. 4:05 PM – A Comprehensive Study of Solder Joint Reliability Dependent on Temperature Cycling Profiles and Material Selections with Emphasis on an Improved Solder Fatigue Lifetime Model Bongchan Son, Seung-Hyun Chae, SeungKwon Noh, KilJae Lee, Sangdeok Kim – SK hynix, Inc.</p>	<p>5. 4:05 PM – Improving Warpage Characterization of Large Wafers in Fan-Out Packaging Technology Saskia Gesche Huber, Andreas Stegmaier, Marius van Dijk, Nina Nguyen, Ole Hoelck, Olaf Wittler, Martin Schneider-Ramelow – Fraunhofer IZM</p>	<p>5. 4:05 PM – Development of a Plasma Etching Process of Copper for the Microfabrication of High-Density Interconnects in Advanced Packaging Juliano Borges, Maxime Darnon, Yann Beilliard, Serge Ecoffey, Dominique Drouin – University of Sherbrooke; Isabel De Sousa – IBM Canada, Ltd.</p>
<p>6. 4:25 PM – Electromigration Performance of Fine-Line Cu Redistribution Layer (RDL) for High-Density Fan-Out Packaging Ji-Hye Kwon, JeongMin Ju, EunSook Sohn, JinYoung Khim – Amkor Technology Korea</p>	<p>6. 4:25 PM – Enhancement of Thermal Transient Prediction Accuracy for Mobile AP Package Hwanjoo Park, Jonggyu Lee, Taehwan Kim, Sunggu Kang, Sungho Mun, Jaechoon Kim, Dan Oh – Samsung Electronics Co., Ltd.</p>	<p>6. 4:25 PM – On the Path to AI Hardware via Chiplet Integration Enabled by High Density Organic Substrates Griselda Bonilla – IBM Research; Brian Quinlan, Tom Wvassick, Russell Kastberg, Shidong Li, Monali Basutkar – IBM Systems</p>
<p>7. 4:45 PM – Simulation-Assisted Board Level Solder Joint Reliability Optimization for Large 80 mm^2 2.5D Devices Omar Ahmed, Leif Hutchinson, Peng Su, Bernard Glasauer – Juniper Networks; Vishnu Shukla, Tengfei Jiang – University of Central Florida</p>	<p>7. 4:45 PM – Fan-Out Embedded Bridge with TSV(FO-EB-T) Package Characterization and Evaluation Vito Lin, Andrew Kang, Yu-Po Wang – Siliconware Precision Industries Co., Ltd.</p>	<p>7. 4:45 PM – Fine Pitch Micro Via Interconnection with Reliable Electroless/Electric Cu Plating Layers Combined with High Power DUV Picosecond Laser for Organic Substrates Ming-chun Hsieh, Zheng Zhang, Masahiko Nishijima, Aji Suetake, Chuantong Chen, Hiro Yoshi Yoshida, Wanyun Li, Reiko Okumura, Katsuki Suganuma – Osaka University; Hidekazu Homma, Koji Kita – Okuno Chemical Industries Co., Ltd.; George Okada – Spectronix Corp., Ltd.</p>

PROGRAM SESSIONS: FRIDAY, JUNE 2, 2:00 P.M. - 5:05 P.M.

Session 34: Bonding Assembly - Novel Packaging, Process, and Characterization	Session 35: Packaging and Materials for Flexible Medical Technologies	Session 36: RF, Heterogeneous, and Chiplet Modules
Committee: Assembly and Manufacturing Technology	Committee: Emerging Technologies	Committee: RF, High-Speed Components & Systems
Mediterranean 1	Mediterranean 6	Mediterranean 7 & 8
Session Co-Chairs: Jason Rouse – Taiyo America, Inc. Email: jhrouse@taiyo-america.com Zia Karim – Yield Engineering Systems Email: zkarim@yieldengineering.com	Session Co-Chairs: Vaidyanathan Chelakara – Acacia Communications Email: cvaidyanathan@acacia-inc.com Dongming He – Qualcomm Technologies, Inc. Email: dhe@qti.qualcomm.com	Session Co-Chairs: Amit Agrawal – Microchip Technology Email: amit.agrawal@microchip.com Craig Gaw – NXP Semiconductors, Inc. Email: c.a.gaw@ieee.org
<p>1. 2:00 PM – Laser-Assisted Bonding with Compression (LABC) Based Tiling Bonding Technology, Enabling Technology for Chiplet Integration</p> <p>Kwang-Seong Choi, Jiho Joo, Gwang-Mun Choi, Chanmi Lee, Ho-Gyeong Yun, Seok Hwan Moon, Ki-Seok Jang, Jin-Hyuk Moon, Yoon-Hwan Moon, Yong-Sung Eom – Electronics Telecommunications Research Institute</p>	<p>1. 2:00 PM – Fully Portable Wireless Soft Stethoscope and Machine Learning for Continuous Real-Time Auscultation and Automated Disease Detection</p> <p>Sung Hoon Lee, Yun-Soung Kim, Woon-Hong Yeo – Georgia Institute of Technology</p>	<p>1. 2:00 PM – Heterogeneous Radio Chiplet Module for 5G Millimeter Wave Application</p> <p>Agneta Ljungbro, Emil Nylander, Martin Hansson – Ericsson AB; Marcel Wieland, Jungtae (Osbon) Ok, Selaka Bulumulla – GlobalFoundries, Inc.</p>
<p>2. 2:20 PM – Contamination-Free Cu/SiCN Hybrid Bonding Process Development for Sub-μm Pitch Devices with Enhanced Bonding Characteristics</p> <p>Seung Ho Hahn, Wooyoung Kim, Donggap Shin, Yongin Lee, Sumin Kim, Wonyoung Choi, Kyeongbin Lim, Bumki Moon, Minwoo Rhee – Samsung Electronics Co., Ltd.-Mechatronics Research</p>	<p>2. 2:20 PM – Patch-Type Flex SiP Platform for Healthcare Application</p> <p>Ming-Hung Chen, Wei-Hao Chang, Hui-Ping Jian, Chao-Wei Liu, Shang-Lin Wu, Yi-Chun Chou, Sung-Hung Chiang, Jung-Kai Chang, Tun-Ching Pi, Wei-Chun Lee, Jen-Chieh Kao, Yung-I Yeh – ASE Corporate R&D Center</p>	<p>2. 2:20 PM – Design and Analysis of 3D Heterogeneous Chiplet Stack for RF Front-End Module Miniaturization</p> <p>Mihai Rotaru, Chai Tai Chong, Chui King Jen – Institute of Microelectronics A*STAR; Shashank Tiwari – GlobalFoundries, Inc.; Paul Castellou – Qorvo, Inc.</p>
<p>3. 2:40 PM – Integration and Process Challenges of Self Assembly Applied to Die-to-Wafer Hybrid Bonding</p> <p>Emilie Bourjot, Alice Bond, Noura Nadi, Thierry Enot, Loic Sanchez, Pierre Montmeat, Benoit Martin, Alain Campo, Frank Fournel – CEA-LETI; Feras Eid, Johanna Swan – Intel Corporation</p>	<p>3. 2:40 PM – Development of PMUT Array Packaging from Characterisation Prototypes to Customer Samples</p> <p>Mark Andrew Shaw, Domenico Giusti, Fabio Quaglia, Alex Gritti – STMicroelectronics; Gerald Klug, Hitoshi Hoshino – DISCO HiTec Europe; Vempati Srinivasa Rao, Dutta Rahul, David Ho Soon Wee – Institute of Microelectronics A*STAR; Hideyuki Sandoh, Masatoshi Wakahara – DISCO Corporation; Alessandro Savoia – Roma Tre University</p>	<p>3. 2:40 PM – Embedded mm-Wave Chiplet Based Module Using Fused-Silica Stitch-Chip Technology: RF Characterization and Thermal Evaluation</p> <p>Ting Zheng, Madison Manley, Muhannad S. Bakir – Georgia Institute of Technology</p>
Refreshment Break: 3:00 p.m. - 3:45 p.m. – Mediterranean & Palazzo Foyers		
<p>4. 3:45 PM – Critical Dimension Scatterometry as a Scalable Solution for Hybrid Bonding Pad Recess Metrology</p> <p>Haris K. Niazi, Botao Zhang, Xavier F. Brun, Xavier F. Brun – Intel Corporation; Krishnan Shankar – KLA Corporation</p>	<p>4. 3:45 PM – Multi-Cell Array of Nanogap Electrodes for Labelfree Detection of Biomolecules</p> <p>Musafargani Sikkandar, Yu Chen, Ming-Yuan Cheng – Institute of Microelectronics A*STAR 5. 4:05 PM – Electro Spray Printing of Polymeric and Metallic Coatings for Electronics Packaging Emma Pawliczak, Bryce Kingsley, Paul Chiarot – Binghamton University</p>	<p>4. 3:45 PM – Surface Micromachined Integrable High Efficiency Ridge Gap Waveguide Bandpass Filter for G-Band 6G Applications</p> <p>Alexander Wilcher, Hae-in Kim, Ziqi Jia, David Arnold, Yong-Kyu Yoon – University of Florida; Jia Chieh, Alex Phipps – Naval Information Warfare Center Pacific</p>
<p>5. 4:05 PM – A Study of SiCN Wafer-to-Wafer Bonding and Impact of Wafer Warp</p> <p>Serena Iacovo, Oguzhan Orkut Okudur, Koen D'Have, Johan Meerschaert, Liesbeth Witters, Thierry Conard, Alain Phommahaxay, Steven Brems, Gerald Beyer, Eric Beyne – imec; Thomas Uhrmann, Thomas Plach – EV Group, Inc.</p>	<p>5. 4:05 PM – Electro Spray Printing of Polymeric and Metallic Coatings for Electronics Packaging</p> <p>Emma Pawliczak, Bryce Kingsley, Paul Chiarot – Binghamton University</p>	<p>5. 4:05 PM – Amplified and Filtered x2 Multiplier Chip</p> <p>Elizabeth Kunkee, Dah-Wei Duan, Ricardo Medina, Nancy Lin, R. Yogi, Chunbo Zhang, Robert Mendoza, Kevin Leong, Alex Zamora, Scott Sing, David Miller – Northrop Grumman Corp.</p>
<p>6. 4:25 PM – Modeling of the Temperature Profile and Residual Stress During Thermal Compression Bonding in 3D Packages</p> <p>Prabudhya Roy Chowdhury, Sathya Raghavan, Luke Darling, Aakrati Jain, Promod R. Chowdhury, Mukta Ghate Farooq, Katsuyuki Sakuma – IBM Research</p>	<p>6. 4:25 PM – 3D Printed Electronics with Multi Jet Fusion for Flexible Hybrid Electronics</p> <p>Jarrid A. Wittkopf, Sanil Jhaveri, Fan Fei, Manjari Mrinal, Eric Luna-Ramirez, Lihua Zhao – HP Inc.; Dylan Richmond, Dayue Jiang, Fuda Ning, Mohamed Alhendi, Detlef Smilgies, Mark Poliks – Binghamton University</p>	<p>6. 4:25 PM – Optimal Channel Design for Die-to-Die Interface in Multi-Die Integration Applications</p> <p>Jiyoung Park, Seungki Nam, Sungwook Moon, Jinho Kim – Samsung Electronics Co., Ltd.</p>
<p>7. 4:45 PM – Impact of Thermal Annealing and Other Process Parameters on Hybrid Bonding Performance for 3D Advanced Assembly Technology</p> <p>Taiwo Ajayi, Alvin Gatimu, Chris Woods, Xavier F. Brun – Intel Corporation; Abhishek Bhat, Kay Song, Zia Karim, Charudatta Galande, Phillip Le – Yield Engineering Systems</p>	<p>7. 4:45 PM – Performance Evaluation of RF Novel Microstrip Lines Printed on Flexible Substrates</p> <p>Abdullah Obeidat, Mohammed Alhendi, Mohamed Abdelatty, Ashraf Umar, Emuobosan Enakerakpo, Riadh Al-Haidari, Mark Poliks – Binghamton University</p>	<p>7. 4:25 PM – Highly Energy Efficient and Electromagnetic Interference Immune Coaxial Through-Substrate-Vias (cx-TSVs) for Millimeter Wave Applications</p> <p>Saeyeong Jeon, Hae-In Kim, Yong-Kyu Yoon – University of Florida</p>

Wednesday May 31

Session 37: Interactive Presentations 1

Time: 10:00 a.m. – 12:00 p.m.

Committee: Interactive Presentations

Palazzo Foyer

Session Co-Chairs:

Mark Poliks – Binghamton University

Email: mpoliks@binghamton.edu

Pradeep Lall – Auburn University

Email: lall@auburn.edu

Kristina Young – GlobalFoundries, Inc.

Email: kristina.youngfisher@gmail.com

Jae Kyu Cho – GlobalFoundries, Inc.

Email: jaekyu.cho@globalfoundries.com

1. Investigation of Cu-to-Cu and Oxide-to-Oxide Bonding

Sangmin Lee, Gwangsik Oh, Junyoung Choi, Yoonho Kim, Sangwoo Park, Sarah Kim – Seoul National University of Science and Technology

2. Doping-Selective Etching of Silicon for Wafer Thinning in the Fabrication of Backside-Illuminated Stacked CMOS Image Sensors

Nandini Venkataraman, Navab Singh, Darshini Senthilkumar – Institute of Microelectronics A*STAR; Benedikt Risse – Nexgen Wafer Systems GmbH; Gregorio Decierdo – Nexgen Wafer Systems Pte. Ltd.; Deepthi Kandasamy, Eng Huat Toh, Louis Lim – GlobalFoundries Singapore

3. Study of Solder Resist Crack Resistance for Flip Chip Ball Grid Array Substrate

Eric Chen, Rick Ye, Wen-Yu Teng, Yu-Cheng Pei, Yu Po Wang – Siliconware Precision Industries Co., Ltd.

4. Reliability Analysis on Ag and Cu Nanoparticles Sintered Discrete Power Devices with Various Frontside and Backside Interconnects

Dong Hu, Xu Liu, Sten Vollebregt, Jijie Fan, Guoqi Zhang – Delft University of Technology; Ali Roshanghias – Silicon Austria Labs GmbH; Xing Liu, Thomas Basler – Chemnitz University of Technology; Emiel De Bruin – Boschman Advanced Packaging Technology B.V.

5. Impact of Process Parameters on Vacuum Fluxless Solder Reflow Performance in Backend Applications with Bump Pitch of 15 μm and Below

Lei Jing, Vladimir Kudriavtsev, Taylor Nguyen, Jed Hsu, Tapani Laaksonen, Alvin Lin, Xinxuan Tan, Kay Song, Alex Chow, Chris Lane, Zia Karim – Yield Engineering Systems

6. Surface Modification on Hydrophilicity Enhancement Using NH_4OH , NaOH and KOH on Fine-Pitch Low Temperature Cu/SiO_2 Hybrid Bonding

Jia-Juen Ong, Dinh-Phuc Tran, Yu-An Chen, Chih Chen – National Chiao Tung University; Wei-Lan Chiu, Ou-Hsiang Lee, Hsiang-Hung Chang – Industrial Technology Research Institute

7. Development and Demonstration of a Novel Immersion Two Phase Cooling High Power SiC Power Module

Gongyue Tang, Leong Ching Wai, Huicheng Feng, Haoran Chen – Institute of Microelectronics A*STAR

8. Electrochemical Deposition of Indium Bumps on Superconducting Interconnect and Thermo-Compression Bonding for Cryogenic and Quantum Computing

Kumin Kang – Hanyang University; Jaber Derakhshandeh – imec

9. 6-Sided Die Protection for Chipllet Package with Multi-Layer RDL

ByungCheol Kim, Mary Maye Melgo, Rizi Gacho, Jacinta Aman Lim, Hee Yeoul Yoo, Kwan Sun Oh – nepes Corporation; Cliff Sandstrom, Benedict San Jose – Deca Technologies, Inc.

10. Wafer Level Capping Technology for Vacuum Packaging of Microbolometers

Kai Zoschke, Charles-Alix Manier, Hermann Oppermann – Fraunhofer IZM; Dirk Meier, Nishant Malik – Integrated Detector Electronic AS; Elahe Zakizade, Marvin Daniel Michel – Fraunhofer IMS; Avisek Roy, Hoang-Vu Nguyen, Hexin Xia – University of South-Eastern Norway

11. Artificial Intelligence (AI) Based Methodology to Minimize Asymmetric Bare Substrate Warpage

Sathya Raghavan, Griselda Bonilla, Katsuyuki Sakuma – IBM Research; Hiroyuki Mori – IBM Research, Tokyo

12. Scaling of Redistribution Layer for Heterogeneous Packaging in a Panel Level

Yoonyoung Jeon, Youngmin Kim, Hyundong Lee, Minji Kim, Woongkeon Lee, Joonseok Oh – Samsung Electronics Co., Ltd.

13. Process Challenges During CVD Oxide Deposition on the Backside of 20 μm Thin 300-mm Wafers Temporarily Bonded to Glass Carriers

Koen Kennes, Abdallah Salahouelhadj, Samuel Suhard, Jaber Derakhshandeh, Alain Phommahaxay, Steven Brems, Gerald Beyer, Eric Beyne – imec; Alice Guerrero, Xiao Liu – Brewer Science, Inc.

14. Electrical Characterization and Modeling of 2- μm and 1.5- μm Line-and-Space High-Density Signal Wiring in Organic Interposer

Atom Watanabe, Hiroyuki Mori, Xiaoxiong Gu, Frank Libsch, Griselda Bonilla – IBM Corporation

15. Package Integrated Vapor Chamber Heat Spreaders

Cameron Nelson – Amkor Technology, Inc.; SangHyuk Kim – Amkor Technology Korea

16. Analysis of Package-to-System Interaction on Thermal Performance of Large 2.5D Packages Using 3DFabric® Platform

Po-Yao Lin, Kathy Yan, Jun He – Taiwan Semiconductor Manufacturing Company, Ltd.

17. Evaluation of Parylene-HT as Dielectric for Application in Advanced Package Substrates

Pratik Nimbalkar, Mohanalingam Kathaperumal, Madhavan Swaminathan, Rao Tummala – Georgia Institute of Technology

18. Bottom Side Cooling for Glass Interposer with Chip Embedding Using Double-Sided Release Process for 6G Wireless Applications

Joon Woo Kim, Xingchen Li, Xiaofan Jia, Kyoung-Sik Moon, Madhavan Swaminathan – Georgia Institute of Technology

19. Demonstration of a Power-Efficient and Cost-Effective Power Delivery Architecture for Heterogeneously Integrated Wafer-Scale Systems

Haoxiang Ren, Subramanian S. Iyer – University of California, Los Angeles

20. Metal Additively Microfabricated SiPs with Embedded Microfluidic Cooling Towards Heterogeneous Integration with SoCs

Bhushan Lohani, Sheikh Dobir Hossain, Robert C. Roberts – University of Texas, El Paso

21. Large Wafer GaN on Silicon Reconstitution with Gold-to-Gold Thermocompression Bonding

Ankit Kuchhang, Krutikesh Sahoo, Haoxiang Ren, Subramanian S. Iyer – University of California, Los Angeles

Wednesday May 31

Session 38: Interactive Presentations 2

Time: 2:30 p.m. – 4:30 p.m.

Committee: Interactive Presentations

Palazzo Foyer

Session Co-Chairs:

Rao Bonda – Amkor Technology, Inc.

Email: rao.bonda@amkor.com

Mohammad Enamul Kabir – Intel Corporation

Email: enamul101b@yahoo.com

Saikat Mondal – Intel Corporation

Email: saikat.mondal@intel.com

Donna M. Noctor – Nokia Corporation

Email: donna.noctor@nokia.com

1. Advanced Overlay Metrology for CIS Bonding Applications

Florent Dettoni, Emilie Deloffre – STMicroelectronics; Yoav Grauer, Shlomo Eisenbach, Motti Penia, Arkadi Simkin, Dror Elka, Avner Safrani, Marco Polli, Francesco De Paola – KLA Corporation

2. Implementation of New Robustness Assessment Methodology for Crack Stop Constructions

Maria Heidenblut, Michael Goroll – Infineon Technologies AG

3. Hybrid Bonding Utilizing Molding Compound and Dielectric Systems

Yuki Imazu, Kazuyuki Mitsukura – Resonac Corporation

4. A Short Time and N2-Sinterable Cu Sinter Paste with Highly Dispersed Submicron Cu Particles

Takaaki Eyama, Shuichi Inaya, Ukyo Suzuki, Masafumi Takesue – Kao Corporation

5. A Novel and Simple Method of Low Temperature, Low Process Time, Pressureless Interconnection for 3D Packaging

Jeng-Hau Huang, Po-Shao Shih, Chang-Hsien Shen, Vengudusamy Renganathan, Simon Johannes Graefner, Yu-Chun Lin, C. Robert Kao – National Taiwan University; Chin-Li Kao, Yung-Sheng Lin, Yun-Ching Hung, Chun-Wei Chiang – Advanced Semiconductor Engineering, Inc.

6. 50 nm Overlay Accuracy for Wafer-to-Wafer Bonding by High-Precision Alignment Technologies

Hajime Mitsuishi, Hiroshi Mori, Hidehiro Maeda, Mikio Ushijima, Atsushi Kamashita, Masashi Okada, Masanori Aramata, Takashi Shiomii, Shinya Sakamoto, Kishou Takahata, Tomohiro Chiba, Minoru Fukuda, Masahiro Kanbayashi, Toshimasa Shimoda, Isao Sugaya – Nikon Corporation

7. Multi-Stack Hybrid Cu Bonding Technology Development Using Ultra-Thin Chips

Min-Ki Kim, Hyuekjae Lee, Aeni Jang, Seungduk Baek, Ilhwan Kim, Youngkun Jee, Hyun-Chul Jung, Un-Byoung Kang, Dae-Woo Kim – Samsung Electronics Co., Ltd.-Test and System Package

8. An Investigation on Particle Embedding Capability of Wafer Level Spin-on Polymer Underfill Enabling Low Temperature Bonding of Hybrid Bonding System

Hiroto Noda, Akito Hiro, Naoki Nishiguchi – JSR Corporation; Jaber Derakhshandeh, John Slabbekoom, Eric Beyne – imec

9. Effect of Chip Metallization and Process Parameters on the Die Attach Properties of Direct Bonded Power Devices

Michael Curkin, Marius Koehler, Nicolas Heuck – Hamm-Lippstadt University of Applied Sciences; Silke Kraft, Jens Mueller, Kurt-Georg Besendoerfer – SEMIKRON Elektronik GmbH & Co. KG

10. The Full-IMCs Interconnects Through Transient Liquid Phase Bonding of Ga/Cu System for Advanced Electronic Packaging

Yi Chen, Zhaoxia Zhou, Changqing Liu – Loughborough University

11. Selective Self-Assembled Monolayer for Copper Surface Protection During Plasma Activation of Hybrid-Bonded Wafers

Jack Rogers – TEL Technology Center, America, LLC

12. Development of a Heterogeneous Integration of GaN Power Device on Si-LSI

Shinei Miyasaka, Yusuke Norihide, Ayano Furue, Satoko Shinkai, Satoshi Matsumoto – Kyushu Institute of Technology

13. Integrated pH and Strain Sensors Development for Nasogastric Tube Placement Application

Ruiqi Lim, Yu Chen, James Ven Wee Yap, Musafargani Sikkandhar, Ming-Yuan Cheng – Institute of Microelectronics A*STAR

14. Portable Multiple-Channel Ion-Selective Sensor

Yu Chen, Musafargani Sikkandhar, James Ven Wee Yap, Ming-Yuan Cheng – Institute of Microelectronics A*STAR

15. Chip-to-Chip Hybrid Bonding with Larger-Oriented Cu Grains for μ -Joints Beyond 100 K

Murugesan Mariappan, Takamichi Miyazaki, Takafumi Fukushima – Tohoku University; Masahiro Sawa, Eriko Sone – JCU Corporation; Mitsumasa Koyanagi – T-Micro

16. Application of Nickel Micro-Plating Bonding (NMPB) Technology to Crystalline Silicon Solar Cell Interconnection

Xinguang Yu, Zhi Fu, Isamu Morisako, Keiko Koshiba, Tomonori Iizuka, Kohei Tatsumi – Waseda University

17. CMOS-Compatible Fine Pitch Al-Al Bonding

Hemanth Kumar Cheemalamarri, Binni Varghese, Sharma Jaibir, Hongyu Li, B. S. S. Chandra Rao, Navab Singh, Srinivasa Rao Vempati, King-jen Chui – Institute of Microelectronics A*STAR

18. Enhancement of Ga - 21.5 In - 10 Sn Eutectic Alloy Based Thermal Interface Material Incorporating Cu Flake

Jang Baeg Kim, Dong Gil Kang, Tae Joon Noh, Sea Hwan Kim, Seung-Boo Jung – Sungkyunkwan University

19. Board Level FEA Reliability and Stress Modeling for Chip-to-Wafer Bonded Chiplet Package

Rathin Mandal, Chai Tai Chong – Institute of Microelectronics A*STAR

20. High Density VR Solutions Using Immersion Cooling

Jesus G. Ruelas Flores, Arturo Sanchez Hernandez, Ernesto A Padilla Ramirez, Oscar A Del Rio Gonzalez, Carlos E Mora Flores, Andres Ramirez Macias – Intel Corporation

21. Demonstration of Eight Metal Layer Redistribution on Glass Substrate with Fine Features and Microvia

Christopher Blancher, Mohanalingam Kathaperumal, Fuhan Liu, Madhavan Swaminathan – Georgia Institute of Technology

22. Novel IR Laser Cleaving for Ultra-Thin Layer Transfer and 3D Stacked Devices

Thomas Uhlmann, Peter Urban, Boris Povazay, Michael Josef Gruber, Julian Bravin, Daniel Burgstaller, Markus Wimpfänger, Bernd Thallner – EV Group, Inc.

23. Robust Edge Coupling Probe Applied in Wafer-Level Optical Testing

Sheng-Ho Huang, Chen-Yu Lin, Yi-Keng Fu – Industrial Technology Research Institute; Sin-Yuan Mu, Mei-Ju Lu, Chia-Sheng Cheng, Jihan Chen – ASE Corporate R&D Center

24. An Intensive Study of Effects of Orientations of Cu Bumps on Cu-Cu Direct Bonding for 3D Integration by Molecular Dynamics Simulation

Deng-Wu Zheng, Min-Bo Zhou, Shuai Liu, Chang-Bo Ke, Xin-Ping Zhang – South China University of Technology

25. Reconstituted-SiO₂ Tier with Integrated Copper Heat Spreader

Ashita Victor, Madison Manley, Shane Oh, Muhanad S. Bakir – Georgia Institute of Technology

26. Reflow Oven Zone Temperature Advisor Using the AI-Driven Smart Recipe Generator

Yangyang Lai, Junbo Yang, Jong Hwan Ha, Pengcheng Yin, Karthik A. Deo, Seungbae Park – Binghamton University

27. A Novel Polymer-Based Ultra-High Density Bonding Interconnection

Yu-Min Lin, Tsung-Yu Ou Yang, Ou-Hsiang Lee, Ching-Kuan Lee, Wei-Lan Chiu, Tao-Chih Chang, Hsiang-Hung Chang – Industrial Technology Research Institute; Michael Gallagher, Po-Yao Chuang, Po-Hao Tsai, Po-Chun Huang – DuPont Electronics and Industrial; Chang-Chun Lee – National Tsing Hua University

28. Comparison of Sintering Methodologies for 3D Printed High-Density Interconnects (2.3 μ m L/S) on Organic Substrates for High-Performance Computing Applications

Shrivani Pandiya, Serge Ecoffey, Yann Beillard, Dominique Drouin – University of Sherbrooke; Christophe Sansregret – Centre de Collaboration MiQrolnovation (C2MI); Isabel De Sousa – IBM Canada, Ltd.

29. Formation and 3D Stacking Process of CMOS Chips with Backside Buried Metal Power Distribution Networks

Naoya Watanabe, Yuuki Araga, Haruo Shimamoto, Katsuya Kikuchi – National Institute of Advanced Industrial Science and Technology; Makoto Nagata – Kobe University

30. Reliability and Failure Analysis of Chip-to-Substrate Cu-Pillar Interconnections with Nanoporous-Cu Caps

Ramon A. Sosa, Vanessa Smet, Antonia Antoniou – Georgia Institute of Technology

Thursday June 1

Session 39: Interactive Presentations 3 Time: 10:00 a.m. – 12:00 p.m.

Committee: Interactive Presentations

Palazzo Foyer

Session Co-Chairs:

Patrick Thompson – Texas Instruments, Inc.
Email: patrick.thompson@ti.com

Amanpreet Kaur – Oakland University
Email: kaur4@oakland.edu

Frank Libsch – IBM Corporation
Email: libsch@us.ibm.com

Yoichi Taira – Keio University
Email: taira@appi.keio.ac.jp

1. Voltage Controlled Nanoscale Magnetic Devices for Non-Volatile Memory and Scalable Quantum Computing

Jayasimha Atulasimha, Md Mahadi Rajib – Virginia Commonwealth University

2. Polymer Optical Waveguide Type 3-D MUX Device for Mode Division Multiplexing Links

Ryoto Ichinose, Takumi Kowatari, Takaaki Ishigure – Keio University

3. Extracting Anisotropic Permittivity of PCB Substrate from VNA Measurement on a Rectangular Stripline Resonator Loaded with a Via Array

Zhaoqing Chen, Hung Nguyen, Matteo Cocchini – IBM Corporation

4. Silicon Photonic Co-Packaging: Adhesive Dispense Challenge and Control

Paul Gond-Charlton, Sebastien Gouin, Steve Pellerin, Richard Langlois, Patrick Jacques, Denis Blanchard, Eric Turcotte, Steve Whitehead, Elaine Cyr – IBM Corporation

5. Design of Single Miniaturized Dielectric Resonant Antenna for Millimeter Wave 5G Application

Chia-Chu Lai, Sam Lin, Teny Shih, Yu-Po Wang, Tom Tang, Mike Tsai, Ryan Chiu, Kevin Chang, Yu-Chang Dong – Siliconware Precision Industries Co., Ltd.

6. Inverse Prediction of Capacitor Multiphysics Dynamic Parameters Using Deep Generative Model

Kart Leong Lim, Rahul Dutta, Mihai Rotaru – Institute of Microelectronics A*STAR

7. New Interconnection Technologies Based on Ni Nano-Particle and Ni Micro-Plating Bonding with Stress Relaxation Effect for high-Temperature Resistant Power Device Packaging

Kohei Tatsumi, Keiko Koshiba, Yasunori Tanaka, Mayu Miyagawa, Xinguan Yu, Shun Furuya, Tomonori Iizuka – Waseda University

8. High-Performance Amplifier Package Design for Heterogeneous Integration on Si-Interposer

Teck Guan Lim, Lin Zhou, Haoran Chen, Eva Leong Ching Wai, Sasi Kumar Tippabhotla, Lin Ji, Gongyue Tang – Institute of Microelectronics A*STAR; Wei Ja Lu, Chee Heng Goh, Jun Wei Agnes Loh – DSO National Laboratories

9. Through-Silicon-Via Architecture of 3D Integration for Superconducting Quantum Computing Application

Jiexun Yu, Qian Wang, Yao Zheng, Changming Song, Junpeng Fang, Zheyao Wang, Jian Cai – Tsinghua University; Tiefu Li – Tsinghua University/Beijing Academy of Quantum Information Sciences; Haihua Wu – Beijing Academy of Quantum Information Sciences

10. Additive Manufacturing of Millimeter Wave Passive Circuits on Thin Alumina Substrates

Ethan Kepros, Yihang Chu, Bhargav Avireni, Brian Wright, Premjeet Chahal – Michigan State University

11. Frequency Selective Surface (FSS) Based Antenna Array Design for Satellites Capable of All Four Polarizations

Lih-Tyng Hwang, Ming-Yuan Huang, Hung-Chih Lin – National Sun Yat-Sen University

12. Novel Low-Loss Resin Coated Copper and Core Material for Advanced IC Packages

Tomo Muguruma, Andy Behr, Tom Shin – Panasonic Industrial Devices Sales Company of America; Umehara Hiroaki, Saeki Yuya, Kishino Koji – Panasonic Industry Co., Ltd.

13. Deep Learning Based Refinement for Package Substrate Routing

Peng-Tai Huang, Tsubasa Koyama, Tsung-Yi Ho – National Tsing Hua University; Keng-Tuan Chang, Chih-Yi Huang, Chen-Chao Wang – Advanced Semiconductor Engineering, Inc.

14. Laser Integration on a Photonic Integrated Circuit with High Alignment Accuracy for Data Transmission

Ting Ta Chi, Zhenyu Li, Nanxi Li, Hong Cai, Y. M. T. Tobing Landobasa, Haitao Yu, Senthilkumar Darshini, Jae Ok Yoo, Hwang Gilho, Jeroen Van Borkulo, Lennon Y. T. Lee, Wen Lee – Institute of Microelectronics A*STAR

15. High Density Photonic Reservoir Computing Using Optical Fiber and Polymer Waveguide

Hidetoshi Numata, Toshiyuki Yamane, Daiju Nakano – IBM Research, Tokyo/IBM Corp., Japan; Jean Heroux – IBM Systems/IBM Corp., Canada

16. Machine Learning Based PCB/Package Stack-Up Optimization for Signal Integrity

Wenchang Huang, Jiahuan Huang, Chulsoon Hwang – Missouri University of Science and Technology; Minseok Kim, Bumhee Bae, Subin Kim – Samsung Electronics Co., Ltd.

17. Self-Aligned Optical Connector Assembly on Polymer Waveguide Integrated Package Substrate for Co-Packaged Optics

Akihiro Noriki, Takeru Amano – National Institute of Advanced Industrial Science and Technology

18. 2.5D Silicon Photonics Interposer Flip Chip Attach

Pushkraj Tumne, Hsiu-Che Wang, Dwayne Shirley, Roberto Coccioli – Marvell Semiconductor, Inc.

19. A Study of the Design and Parameter Effects on System Level Characteristics of Advanced Fan-Out Wafer Level Package (FOWLP)

Kyoungdon Mun, Kyoung-Lim Suk, Dongwook Kim, Suchang Lee, Jihwang Kim, Wonyoung Choi, Jaechoon Kim – Samsung Electronics Co., Ltd.

20. Development of Electronic-Photonic 3D System in Package: Architecture, Integration, and Scaling

Jugal Kishore Bhandari, Divya Sri Rajeswari, Pamidighantam V. Ramana, Rohin Kumar Yeluripati, Mohammed Ubed, Jinin K. Jose, Anusha Veerandi, Sandhya Dharavath – LightSpeed Photonics Pte Ltd

21. Direct Paste Deposition of Inorganic Materials for Sensors Applications

Nicolas Delavault, Tanguy Lacondemine, Remy Kalmar, Manuel Fendler – CEA Tech Grand Est; Sofiane Achache, Frederic Sanchette – UTT LASMIS

22. Highly Compact and High Gain 2 x 2 Patch Array Antenna with Slotted Meanderline Loading

Hanna Jang, Payman Pahlavan, Yong-Kyu Yoon – University of Florida

23. Design of a Compact Size Bridge Connected Multiband MIMO Antenna for Automotive 5G and DSRC Communications System

Mohammad Pervez, Amanpreet Kaur – Oakland University

24. A Fully Additive Fabrication Approach for sub-10-Micrometer Microvia Suitable for 3-D System-in-Package Integration

Roghayeh Imani, Shailesh Chouhan, Jerker Delsing – Lulea University of Technology; Jussi Putaala, Olli Nousiainen, Juha Hagberg, Sami Myllymaki, Sarthak Acharya, Heli Jantunen – University of Oulu

25. The Performance and Reliability of Screen-Printed Flexible Multilayer Leads for Wearable Vital Sign Monitoring Devices

Udara S. Somarathna, Behnam Garakani, Mohammed Alhendi, Riadh A. Al-Haidari, Mark Poliks – Binghamton University; Darshana L. Weerawame – University of Colombo; Matthew J. Misner, Andrew Burns, Gurvinder S. Khinda, Azar Alizadeh – GE Global Research

26. First Demonstration of Die-Embedded Alumina Ribbon Ceramic (ARC) Packaging for 6G Wireless Applications

Joon Woo Kim, Nahid Aslani-Amoli, Fuhan Liu, Madhavan Swaminathan – Georgia Institute of Technology; Rajesh Vaddi, Garima Nagar – Corning, Inc.

27. Security Robustness of Buried Power Rail Interconnect Technology: Modeling, Analysis and Countermeasures

Sirish Oruganti, Nishant Gupta, Sai Subrahmanya Teja Nibhanupudi, Meizhi Wang, Jaydeep Kulkarni – University of Texas, Austin

28. Intelligent Multi-Physics Design of 3-D Leadframe-Based SiC Power Module with Die Stacking for Transportation Electrification

Emanuel Torres-Surillo, Christian Molina-Mangual, Vanessa Smet – Georgia Institute of Technology

Thursday June 1

Session 40: Interactive Presentations 4
Time: 2:30 p.m. – 4:30 p.m.

Committee: Interactive Presentations

Palazzo Foyer

Session Co-Chairs:

Mark Eblen – Kyocera International SC
Email: mark.eblen@kyocera.com

Kuo-Ning Chiang – National Tsing Hua University

Email: knchiang@pme.nthu.edu.tw

Jeffrey Lee – iST-Integrated Service Technology, Inc.

Email: jeffrey_lee@istgroup.com

Karan Bhangaonkar – Intel Corporation
Email: karan.r.bhangaonkar@intel.com

1. Simulation of Solder Crack Phenomenon in Molding Process

Tzu Chieh Chien, Shih Kun Lo, Zong Yuan Li, Yen Hua Kuo, Ming Shaw Shy, Hui Chung Liu, Lu Ming Lai, Kuang Hsiung Chen – Advanced Semiconductor Engineering, Inc.

2. Embedded Micro-Pin Fin Heat Sink of Two-Phase Liquid Cooling for High Heat Flux 3D ICs

Huicheng Feng, Gongyue Tang, Xiaowu Zhang, Boon Long Lau, Ming Ching Jong, Keng Yuen Jason Au, King Jien Chui – Institute of Microelectronics A*STAR; Jing Lou, Hongying Li, Duc Vinh Le – Institute of High Performance Computing A*STAR

3. Warpage Estimation of Panel-Level Package from Panel to Strip by Using Multi-Scaling Sub-Modeling Technique

Chang-Chun Lee, Chi-Wei Wang, Che-Pei Chang, Jui-Chang Chuang – National Tsing Hua University

4. A Thermally Friendly Bonding Scheme for 3D System Integration

Gordon Kuo, J. Y. Chen, C. C. Hsieh, C. J. Lee, Jason Wu, James Cui, Y. L. Kuo, C. H. Tung, KC Yee, Doug Yu – Taiwan Semiconductor Manufacturing Company, Ltd.

5. Reliability in Selective Thinning Technology of Solder Resist for New IC Substrate Architecture

Yuya Suzuki – Taiyo Ink Mfg. Co., Ltd.; Yuji Toyoda – Mitsubishi Paper Mills Ltd.

6. Simulation, Prediction, and Verification of the Corrosion Behavior of Cu-Ag Composite Sintered Paste for Power Semiconductor Die-Attach Applications

Xinyue Wang, Zhoudong Yang, Pan Liu – Fudan University; Guoqi Zhang – Delft University of Technology; Jing Zhang – Heraeus Materials Technology Shanghai Ltd.

7. Thermal Characterization and Management of GaN-on-SiC High Power Amplifier MMIC

Yong Han, Gongyue Tang, Boon Long Lau – Institute of Microelectronics A*STAR

8. A Thin-Film Reconfigurable SiC Thermal Test Chip for Reliability Monitoring in Harsh Environments

Romina Sattari, Henk van Zeijl, GuoQi Zhang – Delft University of Technology

9. Life-Prediction of SAC305/Bi-Based Hybrid Solder Joint Considering Bi-Diffused Layers with Gradient Bi Concentrations

Yongrae Jang, Bongtae Han – University of Maryland; Hak-Sung Kim – Hanyang University

10. Thermal-Mechanical-Electrical Co-Design of Fan-Out Panel-Level SiC MOSFET Packaging with a Multi-Objective Optimization Algorithm

Wei Chen, Xuyang Yan, Jiajie Fan – Fudan University; Mesfin S. Ibrahim – Hong Kong Polytechnic University; Jing Jiang – Sky Chip Interconnection Technology Co., Ltd.; Xuejun Fan – Lamar University; Guoqi Zhang – Delft University of Technology

11. Su8 Out-of-Plane Stress Reduction Via Design of Experiment and Machine Learning

Ziqi Jia, Shuyu Shi, Yong-Kyu Yoon – University of Florida

12. Assessment Methods for the Characterization of Flux Material Systems Toward Water Absorption

Quang-Duc Pham, Norbert Holle – Robert Bosch GmbH; Juergen Wilde – University of Freiburg

13. Optimization of the Cu Microstructure to Improve Copper-to-Copper Direct Bonding for 3D Integration

Ralf Schmidt, Christian Schwarz – Atotech (MKS Instruments)

14. Effect of Ceramic Filler in Epoxy Mold Compound on Thermomechanical Property of FOWLP

Taejoon Noh, Haksan Jeong, Seung-boo Jung – Sungkyunkwan University

15. Atomistic Simulation Analysis of Plasma Surface Activation in Wafer-to-Wafer Oxide Fusion Bonding

Hojin Kim, Yu-Hao Tsai, Satohiko Hoshino, Ilseok Son, Kaoru Maekawa, Peter Biolsi, Sitaram Arkalgud – TEL Technology Center, America, LLC

16. Inorganic Capping Layers in Advanced Photosensitive Polymer Based RDL Processes: Processing and Reliability

Nelson Pinho, Emmanuel Chery, John Slabbekoom, Mikhail Krystab, Andy Miller, Eric Beyne – imec; Ritwik Bhatia, Ganesh Sundaram – Veeco

17. A Combined Simulation and Experimental Study on Cracking and Delamination Behavior at the Cu/Polyimide Interface of RDLs in Chiplet Package Subjected to Thermo-Mechanical Loads

Bin Chen, Guang-Chao Lyu, Hong-Guang Wang, Long Zheng, Yun-Kai Deng, Xin-Ping Zhang – South China University of Technology

18. Evolution of the Creep Response of SAC+Bi Lead-Free Solders Subjected to Various Thermal Exposures

Mohammad Al Ahsan, S. M. Kamrul Hasan, Jeffrey Suhling, Pradeep Lall – Auburn University

19. Modeling Grain Size Effects on Deformation Behavior of SAC Solder Joints

Debabrata Mondal, Jeffrey Suhling, Pradeep Lall – Auburn University

20. Reliability Study on High Performance Photo Imageable Dielectric for Advanced Package

Okseon Yoon, Jinyoung Kim, Kiseok Kim, Seonghyun Yoo, Jihye Shim, Suchang Lee, Hyeoun Lee, Sueryeon Kim – Samsung Electronics Co., Ltd.

21. A Novel Indium Metal Thermal Interface Material and Package Design Configuration to Enhance High-Power Advanced Si Packages Thermal Performance

Kuo-Chin Chang, Mirng-Ji Lii, Kuan-Min Wang, Chien-Chang Wang, Bang-Li Wu – Taiwan Semiconductor Manufacturing Company, Ltd.

22. High Temperature Storage of Cu-Cu Joints Fabricated by Highly (111)-Oriented Nanotwinned Cu

Shih-Chi Yang, Chih Chen – National Yang Ming Chiao Tung University

23. Time-Dependent Bulk Behavior of Cured Epoxy Molding Compound

Sukrut Prashant Phansalkar, Bongtae Han – University of Maryland, College Park

24. High-Performance, Multilayer Copper-Graphene Micro-Foam Wicks for Vapor Chambers

James Moss, Vanessa Smet, Antonia Antoniou – Georgia Institute of Technology

25. Module, Antenna, and Package Design Considerations for mm-Scale IoT Devices

Arun Paidimarri, Duixian Liu, Christian Baks, Bodhisatwa Sadhu, Alberto Valdes-García – IBM Research

26. $9W/cm^2/K$ Heat Transfer Coefficient Vapor Chamber for HPC Server Cooling Applications

Takashi Funakoshi, Katsunori Komehana – Fujikin, Inc.; Hiroyuki Ryoson, Kosuke Suzuki, Tomoji Nakamura, Takayuki Ohba – Tokyo Institute of Technology

Friday June 2

**Session 41: Student Interactive Presentations
Time: 10:00 a.m. – 12:00 p.m.**

Committee: Interactive Presentations

Palazzo Foyer

Session Co-Chairs:

**Alan Huffman – SkyWater Technology
Email: alan.huffman@ieee.org**

**Biao Cai – IBM Corporation
Email: biaocai@us.ibm.com**

**Pavel Roy Paladhi – IBM Corporation
Email: rpaladhi01@gmail.com**

**Jin Yang – Intel Corporation
Email: jin1.yang@ieee.org**

1. An Ultra-Fine Wiring Method for Polymer-Based Embedded Silicon Fan-Out Packaging (P-eSiFO)

Lang Chen, Bo Wen, Xiao Han, JinWen Zhang, Wei Wang, Chenxi Lin – Peking University-Institute of Microelectronics

2. Grain Orientation and Prediction of Thermal Shock Fatigue of Sn-3Ag-0.5Cu Solder Joints for Fan-Out Wafer Level Packaging

Shuye Zhang, Xinyi Jing, Peng He – Harbin Institute of Technology; Kyung-Wook Paik – Korea Advanced Institute of Science and Technology

3. Warpage Modeling and Optimization for Polymer-Based Embedded Silicon Fan-Out Packaging (P-eSiFO) During Thermal Process Loadings

Jianyu Du, Lang Chen, Han Xu, jinwen Zhang, Wei Wang – Peking University

4. Copper-to-Copper Direct Bonding Process Using Current-Induced Enhancement Method

Byungkwan Kwak, Jinhyun Lee, Sanghwa Yoon, Bongyoung Yoo – Hanyang University

5. Secure and Scalable Key Management for Waferscale Heterogeneous Integration

Yousef Safari – McGill University/University of California, Los Angeles; Pooya Aghanoury, Subramanian S. Iyer, Nader Sehatbakhsh – University of California, Los Angeles

6. A Method to Improve 3D Interconnections Resource Utilization and Reliability in Hybrid Bonding Process Considering the Effects on Signal Integrity

Ang Li, Jianfei Jiang, Qin Wang, Zizheng Dong, Shuya Ji, Xiulan Cheng, Yuhang Zhao – Shanghai Jiao Tong University

7. Wafer-Level Integration of Atomic Vapor Cell Chip with Thermal and RF Modules

Ziji Wang, Jintang Shang – Southeast University

8. Optimization of Embedded Manifold Cooling Characteristic Parameters for GaN HEMT

Dichen Lu, Yuxin Ye, Mei Wu, Ruiwen Liu, Xiangbin Du, Lihang Yu, jie Wang, Jingping Qiao, Ziyu Liu, Yulin Shi, Binbin Jiao, Yanmei Kong – Chinese Academy of Science-Institute of Microelectronics

9. Low Dk/Df Thermosetting Siloxane Hybrid Material for Microwave Communication Printed Circuit Board

Seung-Mo Kang, Byeong-Soo Bae – Korea Advanced Institute of Science and Technology

10. Optimization of Si PnC MEMS Nanowires for Ultra-Low Thermal Conductivity

Sunghyun Hwang, James D. Overmeyer, S. M. Enamul Hoque Yousuf, Philip X.-L. Feng, Yong-Kyu Yoon – University of Florida; William N. Carr – Phononic MEMS, Inc.

11. Rapid Formation of High-Strength Sintered Silver Joints with High Reliability

Xu Zhang, Pengli Zhu, Tao Zhao, Liang Xu, Rong Sun – Chinese Academy of Science-Shenzhen Institute of Advanced Technology

12. Reference Thermal Chips for 2D and 3D Co-Packaging Process Development

Parnika Gupta, Robert Berson, Noreen Nudds, Sean Collins, Kamil Gradkowski, Padraic E. Morrissey, Peter O'Brien – Tyndall National Institute-Photonic Packaging

13. Wideband Circularly Polarized FOWLP Antenna in Package for Satellite Communications

KaiBo Zheng, Mei Sun – Institute of Microelectronics A*STAR; Yongxin Guo – National University of Singapore

14. A High Precision Analysis Method Based on Thermal Test Chip for Thermal Characteristics of Thermal Interface Materials

Yulin Shi, Binbin Jiao, Qixing Hao, Yanmei Kong, Ruiwen Liu, Shichang Yun, Yuxin Ye, Lihang Yu, Xiangbin Du, Jie Wang, jingping Qiao, Dichen Lu – Chinese Academy of Science-Institute of Microelectronics

15. A Bionic Sweating Cooling Method for High Power Chip Based on Evaporation and Convection

Lihang Yu, Binbin Jiao, Yuxin Ye, Xiangbin Du, Yanmei Kong, Ruiwen Liu, Shichang Yun, Yulin Shi, Jie Wang, Dichen Lu, Ziyu Liu, Jingping Qiao – Chinese Academy of Science-Institute of Microelectronics

16. Generative Adversarial Network Based Adaptive Transmitter Modeling

Priyank Kashyap, Prasanth Prabu Ravichandiran, Dror Baron, Chau-Wai Wong, Tianfu Wu, Paul Franzone – North Carolina State University

17. FISHI: Fault Injection Detection in Secure Heterogeneous Integration via Power Noise Variation

Tao Zhang, Md Latifur Rahman, Hadi Mardani Kamali, Kimia Zamiri Azar, Mark Tehranipoor, Farimah Farahmandi – University of Florida

18. Preparation of Bubble-in-Bubble Structures for Atomic Sensors

Wenqi Li, Ziji Wang, Jintang Shang – Southeast University

19. Design and Fabrication of Embedded Silicon Fan-Out Manifold Microchannels Cooling (eSiFO-MMC)

Yuchai Yang, Zhou Yang, Peijue Lyu, Jianyu Du, Lang Chen, Wei Wang – Peking University; Jin Kang, Weihai Bu, Kai Zheng, Yikang Zhou, Chi Zhang – Semiconductor Technology Innovation Center (Beijing) Corporation

20. RFID Based Vehicular Positioning System for Safe Driving Under Adverse Weather Conditions

Bhargav Avireni, Yihang Chu, Ethan Kepros, Mauro Ettorre, Premjeet Chahal – Michigan State University

21. Fingerprint Extrication with Near-Field Terahertz Time-Domain Spectroscopy (THz-TDS) for IC Hardware Assurance

Chengjie Xi, John True, William Henry Mitchell, Aslam Khan, Navid Asadizanjani – University of Florida

22. Additively Manufactured Near Chip Scale Interposers for DC and RF Applications

Emily Lampport, Andrew M. Luce, Yuri Piro, Alkim Akyurtlu – UMass Lowell; Susan Trulli – Raytheon Technologies

23. Evaluation of Electromechanical Performance of a Flexible Hybrid Electronics Temperature Monitor

Zhi Dou, Dylan Richmond, Mark Schadt, Mohammed Alhendi, Mark Poliks – Binghamton University; Rafael Tudela – Tapecon, Inc.

24. Comparative Mechanical Behavior of Sn-Bi Based Low Temperature Solder Alloys Under Different Pretest Aging Conditions

Sukshitha Achar P L, Colin Greene, Sean Lai, Radu Radulescu, Hannah Fowler, John Blendell, Corol Handwerker, Ganesh Subbarayan – Purdue University; Nilesh Badwe – Indian Institute of Technology Roorkee

25. New Triple-Junction Solar Cell Assembly Process for Concentrator Photovoltaic Applications

Konan Kouame, Maxime Darnon, Gwenaelle Hamon – University of Sherbrooke

26. Characterization of Packaging, Electronic, and Photonic Materials at Cryogenic Temperatures Using a Multi-Angle Backscattering Mueller-Matrix Ellipsometer

Christopher Lewis, Jacob Marchio, Drew Sellers, Michael Hamilton – Auburn University

27. A Comparison of Wearable Metasurfaces

Adria Kajenski, Guinevere Strack, Alkim Akyurtlu – University of Massachusetts, Lowell; Shahriar Khushrushahi – Notch, Inc.

28. TrueAdapt™ - AI Based Maskless Patterning to Compensate for Die-Shift in Fan-Out Wafer Level Packaging

Golam Sabbir, Subramanian S. Iyer, Lenny Wu, Henry Sun, Krutikesh Sahoo, Guangqi Ouyang – University of California, Los Angeles

29. Die Embedded Glass Interposer with Minimum Warpage for 5G/6G Applications

Xingchen Li, Xiaofan Jia, Joon Woo Kim, Kyoung-Sik Moon, Madhavan Swaminathan – Georgia Institute of Technology; Matthew Jordan – Sandia National Laboratories

Friday Refreshment Break: 9:15 a.m. - 10:00 a.m. in Mediterranean & Palazzo Foyers

2023 ECTC EXHIBITION

Exhibition


Wednesday, May 31

9:00 a.m. - 12:30 p.m. / 2:00 p.m. - 6:30 p.m.

Thursday, June 1

9:00 a.m. - 12:30 p.m. / 2:00 p.m. - 4:00 p.m.

Coquina Ballroom



2023 ECTC EXHIBITORS

Booth 216
3D Systems Packaging Research Center at Georgia Tech
1-404-894-3340
prc.gatech.edu
791 Atlantic Dr.
Atlanta, GA 30332
Madhavan Swaminathan
madhavan.swaminathan@ece.gatech.edu

The 3D Systems Packaging Research Center (PRC) at Georgia Tech is a graduated NSF Engineering Research Center focusing on advanced packaging and system integration leading to System on Package (SoP) technologies. The center conducts research and education in all aspects of packaging that includes design, materials, process, assembly, thermal management, and integration driven by applications, which include broad areas such as high-performance computing, artificial intelligence, automotive, broadband wireless and space. The center team consists of 29 faculty from five schools, 11 research/administrative staff, 50+ graduate/ undergraduate students and several visiting engineers. This is enabled through collaboration with over 40 industry/govt. organizations and 14 universities.

Booth 310
Adeia
1-408-321-6000
adeia.com
3025 Orchard Pkwy.
San Jose, CA 95134
Contact: Abul Nuruzzaman
abul.nuruzzaman@adeia.com

Adeia was launched as a standalone technology and intellectual property (IP) licensing company from Xperi. Adeia invents, develops and licenses fundamental innovations that shape the way millions of people explore and experience entertainment and enhance billions of devices in an increasingly connected world. Leveraging the combination of highly experienced technologists, scientists, engineers and advanced R&D labs in San Jose, California and Raleigh, North Carolina, Adeia develops industry-leading 3D integration solutions such as hybrid bonding that meet the demand for greater functionality, higher performance and smaller size for next generation electronics.

Booth 203
Advance Reproductions Corp
1-978-685-2911
advancerepro.com
100 Flagship Dr.
North Andover, MA 01845
Contact: Donald Robinson
d.robinson@advancerepro.com

Located just outside Boston, Mass., Advance Reproductions Corporation is a full service Photomask Imaging Company offering a wide variety of photomasks from large area display masks to Reduction Reticles to Contact Masters with protective coating, as well as Calibration Grids, photomasks for Greyscale, and other Specialty Applications including anti-reflective coatings.

We image sub-micron CDs (+/-100nm) on chrome, quartz and borosilicate substrate sizes up to 1100x1100mm with free of charge expedited 24hr shipping after design approval. Please visit our website for information on the applications we support, or contact us directly for application specific information, photomask specifications, or a price quotation.

Booth 226
AI Technology
+1 609-799-9388
aitechnology.com
70 Washington Rd.
Princeton Junction, NJ 08550
Contact: Maurice LeBlon
mleblon@aitechnology.com

Since pioneering the use of flexible epoxy technology for microelectronic packaging in 1985, AI Technology, Inc. (AIT) has been one of the leading forces in development and patented applications of advanced materials and adhesive solutions for electronic interconnection and packaging. AIT offers some of the most reliable adhesives and underfills for die bonding for the largest dies, stack-chip packaging with dicing die-attach film (DDAF), flip-chip bonding and underfilling and high temperature die bonding for single and multiple-chip modules for applications beyond 230°C. The company continues to provide the best adhesive solution for component and substrate bonding for both military and commercial applications. AIT's thermal interface material solutions, including our patented phase-change thermal pads, thermal greases and gels and thermal adhesives have set many benchmarks of performance and reliability for power semiconductors, modules, computers and communication electronics.

Booth 114
AIM Photonics
+1 518-956-7221
aimphotonics.com
257 Fuller Rd.
Albany, NY 12203
Contact: David Haramé
dharamé@sunypoly.edu

As the nation's first complete end-to-end silicon photonic manufacturing ecosystem, AIM Photonics provides small and medium enterprises with crucial technology on-ramps and access to strategic U.S. government, industry, and academic communities to accelerate the transition from concept to manufacturing-ready prototypes.

Our state-of-the-art 300 mm test, assembly and packaging facility in Rochester, NY is the nation's only accessible advanced wafer-level and die-level test and assembly facility offering both photonic and electronic packaging capabilities. Customers and members have access to an extensive toolset with capabilities for standard processes such as fiber attach, wire bonding, die attach, dicing and flip chip, as well as advanced packaging, co-packaging, and heterogeneous integration capabilities.

We also provide access to a full suite of advanced metrology tools and test capabilities, including waveguide loss, transmission, optical modulator and photodiode bit error rate testing, as well as DC/RF electronic testing.

Our silicon photonics Process Development Kits (PDKs) and experienced Multi-Project Wafer (MPW) team at Albany NanoTech are available to help you design, build and package your photonic integrated circuit prototypes from start to finish.

Booth 135
Ajinomoto Fine-Techno Corporation USA
+1 845-401-2596
aft-website.com/en
20380 Town Center Ln., Suite 105
Cupertino, CA 95014
Contact: Habib Hichri
HichriH@ajiusa.com

Ajinomoto Fine-Techno Co., Inc. (AFT) is a subsidiary of the Ajinomoto Group responsible for the fine chemicals division. AFT (est. 1942) continues to deliver materials that can suit a wide range of customer needs in our four main strengths: molecular design, formulation, process development, and solutions. Our customers have commended us for our electronic materials. We have grown to play a major part in their value chains for electronics, automotive, and a variety of other products. We continue to refine our ability in materials science through research and development to continue creating value with our customers. We strive to provide the highest quality products, services, and information for our customers. Beyond our Ajinomoto Build-up film®, we've expanded our material portfolio to include molding, photo dielectric, magnetic, and optoelectronics. To maintain our leadership in our specified industry, we are devoted to providing state-of-the-art material, technology know-how, and customer service.

Booth 411
Akrometrix, LLC
+1 404-486-0880
akrometrix.com
2700 NE Expressway, Bldg. B, Suite 500
Atlanta, GA 30345
Contact: Paul Handler
phandler@akrometrix.com

Akrometrix, over the last 25 years, has established itself as the worldwide leader of Warpage Measurement Systems and Testing Services. Our solutions determine the actual warpage characteristics of electronic assemblies/components down to the sub-micron level, from extreme sub-freezing to high temperature conditions. Whether it be sample testing in a Q.C. lab, developing new products in engineering or room-temperature testing on the manufacturing floor, Akrometrix metrology solutions provide our customers critical data that leads to repeatable and reliable electronic assemblies utilized in consumer products up to mission critical military applications.

Booth 113**Amazing Cool Technology Corp.****+1 886-2-8226-1377****amazing-cool.com****6F.-4, No. 736 Zhongzheng Rd., Zhonghe Dist., New Taipei City 23511 Taiwan****Contact: Eric Hsu****eric.hsu@amzaing-cool.com**

Graphene is an amazing material. It is 200 times stronger than steel. It is also the material with the highest thermal conductivity and the lowest electrical resistance. Since the Nobel Prize in Physics was awarded to the discoverer of graphene in 2010, companies investing in graphene-related research and development have sprung up, but so far there are very few successful graphene applications.

Amazing Cool Technology is committed to the research and development of graphene-modified materials, using unique graphene pre-dispersion technology, which can quickly and successfully introduce various applications.

Booth 215**Amkor Technology, Inc.****+1 480-821-5000****amkor.com****2045 E. Innovation Cir.****Tempe, AZ 85284****Contact: Amkor Sales****sales@amkor.com**

Amkor Technology is one of the world's largest providers of high-quality semiconductor packaging and test services. Founded in 1968, Amkor pioneered the outsourcing of IC packaging and test and is a strategic manufacturing partner for the world's leading semiconductor companies, foundries and electronics OEMs.

Amkor's broad package portfolio and technology leadership offer our customers semiconductor and test solutions to enable 5G, AI, Automotive, Communications, Computing, Consumer, Industrial, IoT and Networking products.

Services include package design and development, wafer probe and package test, wafer bumping and redistribution, package assembly and final test. Engineering services offer best-in-class thermal, electrical and mechanical modeling and characterization as well as design automation. Test engineering services range from test program development to full product characterization of packaged RF, mixed signal, logic and memory devices.

Amkor offers a flexible supply chain including production facilities, product development centers and sales and support offices located in key electronics manufacturing regions in Asia, Europe and the US. For more information, visit www.amkor.com.

Booth 126**AOI Electronics Co., Ltd.****+81 87-882-1131****tech.aoi-electronics.co.jp/en****455-1, Kohzai Minamimachi, Takamatsu,****Kagawa 761-8014 Japan****Contact: Shuichi Sawamoto****tokyo.sales@aoi-electronics.co.jp**

AOI Electronics is the No.1 sales ranking OSAT in Japan, and its business focuses on the assembly and testing of electronic products. We have over 50 years of semiconductor packaging and testing experiences, and serve customers around the world. AOI Electronics provides a variety of

packaging technologies, FOLP® (Fan-Out PLP), WLP, FC-QFN, Cu-Pillar, SiP, Sensor, MEMS etc. We offer advanced packaging technologies of 5G, RF, Power IC (Built-in passive, Embedded Multi-Chip, SiP) and test solutions for communications applications including mobile and infrastructure markets.

Booth 413**Asahi Kasei****+81 366993991****asahi-kasei.com****1-1-2 Yurakucho****Chiyoda-ku, Tokyo, Japan 100-0006****Contact: Reiko Mishima****mishima.rb@om.asahi-kasei.co.jp**

Asahi Kasei is a leading chemical company developing and supplying high performance materials to the electronics industry for years.

Our PIMEL™ are photosensitive polyimide, PBO and new polymer base material for semiconductor buffer coatings, insulation layer for redistribution layers (RDL) in semiconductor packaging. PIMEL™ has been widely used in many IC fabs / OSATs with proven track records in most semiconductor companies. Based on our technology expertise and experiences in the field, our low temperature cure polyimides have rapidly increased its applications for Wafer Level Fan-Out (WLFO) and Panel Level Fanout (PLFO), and other advanced packages for mobile, automotive, server, AI and other emerging technologies.

Booth 325**ASE****+1 408-636-9500****aseglobal.com****1255 East Arques Ave.****Sunnyvale, CA 94085****Contact: Patricia MacLeod****patricia.macleod@aseus.com**

ASE, Inc. is the leading global provider of semiconductor manufacturing services in assembly and test. In a world running on semiconductor technology to achieve lifestyle, efficiency and sustainability goals, packaging innovation is at the heart of what ASE does. ASE today is delivering on the promise of heterogeneous integration, through advanced packaging, system-in-package, and chiplet solutions to meet growth momentum across HPC, Automotive, AI, 5G, and more. To learn about our technology advances and our VIPack™ platform, designed to enable vertically integrated package solutions, please ask the ASE experts at our ECTC booth or visit aseglobal.com or follow us on LinkedIn: @aseglobal.

Booth 237**ASMPT AMICRA****+49 941-2082090****amicra.semi.asmpt.com****Marie-Curie-Str. 6****Regensburg, 93055 Germany****Contact: Johann Weinhaendler****sales.amicra@asmpt.com**

Globally headquartered in Singapore, ASMPT is the only company in the world that offers high-quality solutions for all major steps in the electronics manufacturing process: from equipment to multi-factory-level automation concepts for smart manufacturing. From carrier for chip interconnection, to chip assembly and packaging, to Surface Mount Technology (SMT), ASMPT's offerings encompass wafer deposition and laser grooving, to the various solutions that

shape, assemble and package delicate electronic and optical components into a vast range of end-user devices; these include electronics, mobile communications, computing, automotive, industrial and LED (displays).

ASMPT AMICRA headquartered in Regensburg, Germany, is a worldwide leading supplier for ultra-high precision die attach systems. ASMPT AMICRA systems specialize in submicron placement accuracy to $\pm 0.2\mu\text{m}@3\text{s}$ for the photonics and semiconductor market and also support die attach, flip chip, eutectic, epoxy and Mass Transfer Printing (MTP) processes.

Booth 406**AT & S Austria Technologie & Systemtechnik Aktiengesellschaft****+43 3842-200-0****ats.net****Fabriksgasse 13, Leoben, A-8700, Austria****Contact: Alex Peng****alex.peng@cn.ats.net**

AT&S Austria Technologie & Systemtechnik AG – First choice for advanced applications. AT&S is one of the globally leading manufacturers of high-end printed circuit boards and IC substrates. At its locations in Europe and Asia, AT&S develops and produces high-tech solutions for its global partners, especially for applications in the areas of communication, computer and consumer electronics, mobility, industry and medical technology. As an international enterprise, AT&S has a global presence, with production facilities in Austria (Leoben and Fehring) and plants in India (Nanjangud), China (Shanghai, Chongqing) and Korea (Ansan, near Seoul).

Booth 425**Atotech USA, LLC****+1 803-817-3500****atotech.com/usa****1750 Overview Dr.****Rock Hill, SC 29730****Contact: Kuldeep Johal****kuldip.johal@atotech.com**

Atotech, a brand within the Materials Solutions Division of MKS Instruments, develops leading process and manufacturing technologies for advanced surface modification, electroless and electrolytic plating, and surface finishing. Applying a comprehensive systems-and-solutions approach, the Atotech portfolio includes chemistry, equipment, software, and services for innovative and high-technology applications. These solutions are used in a wide variety of end-markets, including datacenter, consumer electronics and communications infrastructure, as well as in numerous industrial and consumer applications such as automotive, heavy machinery, and household appliances.

With its well-established innovative strength and industry-leading global TechCenter network, MKS delivers pioneering solutions through its Atotech brand – combined with unparalleled on-site support for customers worldwide. For more information, please visit us at atotech.com.

Booth 239
Besi North America, Inc
+1 480-497-6404
besi.com
33 East Comstock Dr., Suite 4
Chandler, AZ 85225
Contact: Tom Strothmann
tom.strothmann@besi.com

Besi is a leading supplier of assembly equipment for the global semiconductor and electronics industries offering high levels of accuracy, productivity and reliability at a low cost of ownership. Besi has developed leading edge assembly processes ranging from advanced Hybrid Bonding with sub-micron accuracy to equipment for leadframe, substrate and wafer level packaging applications. Besi's equipment offerings include conventional and advanced die attach, molding, trim & form, saw singulation and plating. Besi supports a wide range of end-user markets including electronics, mobile internet, computer, automotive, industrial, LED and solar energy. Besi customers are primarily leading semiconductor manufacturers, assembly subcontractors and electronics and industrial companies. The principal brand names for Besi's assembly equipment systems include Datacon, Esec, Fico and Meco.

Booth 118
Binghamton University - S3IP
+1 607-777-2833
binghamton.edu/s3ip
45 Murray Hill Rd.
Vestal, NY 13850
Contact: Caroline Pasquale
cpasqual@binghamton.edu

S3IP brings the capabilities and technical resources of Binghamton University, a leading research institution, at the disposal of electronics and energy systems manufacturers and similar manufacturing industries. Our 6 research centers address pressing real-world challenges in microelectronics manufacturing, flexible hybrid electronics, and heterogeneous integration of electronics, and thin film electronic devices for energy harvest and storage. Advanced battery research is directed by Dr. Stan Whittingham, 2019 Nobel Laureate for invention of the Li-ion battery. Our professional staff, backed by the deep expertise of faculty, assists companies in problem solving and use of our 7 laboratories addressing manufacturing methods and materials, thermal management, failure analysis, and reliability improvement.

Booth 110
Brewer Science
+1 573-364-0444
brewerscience.com
2401 Brewer Dr.
Rolla, MO 65401
Contact: Nathan Ayres
nayres@brewerscience.com

Brewer Science is a global leader in developing and manufacturing next-generation materials and processes that foster the technology needed for tomorrow. Since 1981, we've expanded our technology portfolio within advanced lithography, advanced packaging, smart devices, and printed electronics to enable cutting-edge microdevices and unique monitoring systems for industrial, environmental, and air applications. Our relationship-focused approach provides outcomes that facilitate and deliver critical information.

Our headquarters are in Rolla, Missouri, with customer support throughout the world. We invite you to learn more about Brewer Science at www.brewerscience.com.

Booth 335
Cadence
+1 408-943-1234
cadence.com
2655 Seely Ave.
San Jose, CA 95134
Contact: John Park
jpark@cadence.com

Cadence is a pivotal leader in electronic systems design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world's most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications, including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial and healthcare. For eight years in a row, Fortune magazine has named Cadence one of the 100 Best Companies to Work For.

Booth 408
Canon USA
+1 408-468-2000
usa.canon.com
3300 North 1st St.
San Jose, CA 95134
Contact: Doug Shelton
sshelton@cusa.canon.com

Canon U.S.A., Inc. (www.usa.canon.com) is a leader in Office Products, Imaging Systems, Medical Systems and Industrial Products. The Canon Industrial Products Division provides advanced wafer and panel process equipment for a wide range of applications and advanced compound semiconductor fabrication processes including power, automotive and 5G applications. Canon Industrial Products also enable advanced FEOL semiconductor processes to More-Than-Moore applications including 3D-IC, Interposer, FOWLP and FOPLP Advanced Packaging processes.

Canon U.S.A. offers cost-effective wafer and panel processing solutions including i-line & KrF optical lithography systems, nanoimprint lithography systems, flat-panel lithography systems, a variety of PVD systems designed for several applications, and room temperature permanent wafer bonding equipment.

Based in San Jose, California, Canon USA Industrial Products Division enables a world of innovation for customers seeking to expand More-than-Moore markets. Please contact semi-info@cusa.canon.com or visit usa.canon.com/industrial for more information on Canon Industrial Products.

Booth 244
Carl Zeiss Microscopy, LLC
+1 800-233-2343
zeiss.com/microscopy
1 N. Broadway, Suite 1501
White Plains, NY 10601
Contact: David Taraci
david.taraci@zeiss.com

ZEISS has the most comprehensive portfolio of light, X-ray and electron/ion beam imaging technologies in the industry. Solutions span from wafer fab through packaging and assembly. ZEISS materials characterization and non-destructive FA solutions deliver actionable information to meet industry challenges for next-generation devices.

Booth 234
CEA-Leti
+336 45-15-02-98
leti-cea.com
17 rue des Martyrs
Grenoble, Cedex 38054, France
Contact: Sylvie Joly
sylvie-j.joly@cea.fr

CEA-Leti, a technology research institute at CEA, is a global leader in miniaturization technologies enabling smart, energy-efficient and secure solutions for industry. Founded in 1967, CEA-Leti pioneers micro- & nanotechnologies, tailoring differentiating applicative solutions for global companies, SMEs and startups. CEA-Leti tackles critical challenges in healthcare, energy and digital migration. From sensors to data processing and computing solutions, CEA-Leti's multidisciplinary teams deliver solid expertise, leveraging world-class pre-industrialization facilities. With a staff of more than 1,900, a portfolio of 3,100 patents, 11,000 sq. meters of cleanroom space and a clear IP policy, the institute is based in Grenoble, France, and has offices in Silicon Valley and Tokyo. CEA-Leti has launched 70 startups and is a member of the Carnot Institutes network. Follow us on www.leti-cea.com and @CEA_Leti.

Booth 400
Corning Incorporated
+1 607-974-9000
corning.com
1 Riverfront Plaza
Corning, NY 14831
Brooke Sinko
sinkobl@corning.com

Corning offers advanced glass carriers in a wide range of CTEs in both wafer and panel formats. A CTE-matched carrier substrate helps customers minimize their problem of in-process warp. We offer quick sampling in small quantities in minimal turnaround time.

Booth 419
CPS Technologies
+1 508-222-0614
cpstechnologiesolutions.com
111 South Worcester St.
Norton, MA 02766
Contact: Gregg Weatherman
gweatherman@cpstechnologiesolutions.com

CPS is the world leader in developing and manufacturing advanced materials solutions and products, particularly metal matrix composites (MMC) to improve performance and reliability of applications across power electronics, aerospace, and defense markets.

In addition to CPS' MMC products we are a

premier manufacturer of hermetic packages, machined modules and housings in Kovar, Aluminum, and our MMC materials. CPS manufactures a complete line of SMP connectors for integration to packages at CPS or on your production floor. You can find CPS on Mars, GPS III and countless defense systems over the last 35 years.

Booth 241
Dassault Systemes SIMULIA
+1 401-531-5000
3ds.com/products-services/simulia
1301 Atwood Ave.
Johnston, RI 02919
Contact: Kelli Peebles
kelli.peebles@3ds.com

Powered by the 3DEXPERIENCE® platform, SIMULIA delivers realistic simulation applications that enable users to reveal the world we live in. SIMULIA applications accelerate the process of evaluating the performance, reliability and safety of materials and products before committing to physical prototypes.

Booth 231
Deca Technologies
1-480-345-9895
ThinkDeca.com
7855 S River Pkwy., Suite 205
Tempe, AZ 85284
Contact : Robin Davis
robin.davis@thinkdeca.com

Deca was born of a passion to transform the way the world builds advanced electronic devices. In our first decade, our 10X thinking brought to life exciting breakthroughs with M-Series™ and Adaptive Patterning®.

Our flagship M-Series is a fully encapsulated wafer & panel-level fan-out technology which provides an ideal structure for single & multi-die packaging, chiplet integration, 3D PoP and embedded die interposers. M-Series is delivering exceptional quality and reliability for leading Smartphone manufacturers around the globe with shipment volumes exceeding one billion units per year.

Deca's Adaptive Patterning technology compensates for natural variation in embedded die structures without costly processes or design limitations. After high-speed optical measurement, Adaptive Patterning generates a bespoke and optimized layout which is precisely aligned to each device.

As a pure-play technology development, transfer and licensing company, Deca is the leading independent provider of advanced packaging technology in the semiconductor industry.

Our world class investors, including Infineon, Qualcomm, ASE, nepes and SunPower provide Deca with a strong foundation for continuing innovation and growth.

Contact us at ThinkDeca.com

Booth 339
Disco Hi-Tec America, Inc
+1 408-987-3776
discousa.com
5921 Optical Ct.
San Jose, CA 95138
Contact: Aris Bernales
aris_b@discousa.com

For 54 years, DISCO Hi-Tec America, Inc. has been a leader in the semiconductor industry in cutting (Kiru), grinding (Kezuru), and polishing (Migaku) technologies. DISCO's focus has expanded beyond mechanical dicing to include laser and plasma singulation. DISCO continues to be the leader in wafer thinning and polishing/stress relief with technologies such as SDBG enabling thinning of die to 20um or less. To support the increasing complexity in today's packages, DISCO has also released equipment capable of laser via drilling in non-silicon transparent materials, silicon carbide ingot slicing (KABRA), and laser lift off. In order to support research and development efforts, joint development initiatives, and next generation product prototyping, DISCO Hi-Tec America's new larger KKM Services lab in San Jose offers capability to process materials with our latest advanced cutting, grinding, and polishing technologies.

Booth 410
DuPont Electronics & Industrial
1-508-481-7950
dupont.com/electronic-materials.html
455 Forest St.
Marlborough, MA 01752
Contact: Mui Choo Lim
muichoo.lim@dupont.com

DuPont Electronics & Industrial is a global supplier of new technologies and performance materials serving the semiconductor, circuit board, display, digital and flexographic printing, healthcare, aerospace, industrial and transportation industries. From advanced technology centers worldwide, teams of talented research scientists and application experts work closely with customers, providing solutions, products, and technical service to enable next-generation technologies.

Booth 404
Ebina Denka Kogyo Co., Ltd.
+81 3-3742-107
ebinadk.com/en
5-22-13 Higashikojiya, Ota-ku
Tokyo 144-0033 Japan
Contact: Kenji Akiyama
akiyama-k@ebinadk.com

Ebinax provides advanced plating services. Our mission is to pursue new surface finishing possibilities to contribute to the future of manufacturing. Ebinax provides surface finishing that helps to solve the heat problems that occur with increased of circuit density and amount of information in communication devices. We have been providing ceramic (Al₂O₃, AlN, SiC, Si₃N₄, etc.) circuit boards for 40 years as heat dissipation substrates for Peltier modules and Submounts. In addition, we have developed a new technology that can coat micron-sized fins onto the surface, further improving the cooling capacity of metal heat sinks. Ebinax also provides new TGV (Through-Glass Via) substrates by combining high-density and smooth through-hole processing technology and our surface finishing technology.

Booth 307
ERS electronic GmbH
+49 898941320
ers-gmbh.com
Stettiner Str. 3 + 5
Germering/Munich
Bavaria 82110 Germany
Sophia Oldeide
oldeide@ers-gmbh.de

ERS electronic GmbH, based in Germering close to Munich, has been providing innovative thermal management solutions to the semiconductor industry for more than 50 years.

The company has gained an outstanding reputation, notably with its fast and accurate air cooling-based thermal chuck systems for test temperatures ranging from -65°C to +550°C for analytical, parameter-related and manufacturing probing.

ERS also supplies the Advanced Packaging market with its fully automatic and manual debonding and warpage adjust tools used for Fan-Out Wafer-Level-Packaging (FOWLP) and Panel-Level-Packaging (FOPLP) technologies up to 650 x 650 mm format.

Our headquarters, sales department, engineering center and production facilities are in the Munich suburb of Germering, and we also have sales and support offices worldwide.

Booth 330
EV Group, Inc.
+1 480-305-2400
evgroup.com
7700 South River Pkwy.
Tempe, AZ 85284
Contact: Cori Ashley
c.ashley@evgroup.com

EV Group (EVG) is a leading supplier of high-volume production equipment and process solutions for the manufacture of semiconductors, MEMS, compound semiconductors, power devices and nanotechnology devices.

A recognized market and technology leader in wafer-level bonding and lithography for advanced packaging and nanotechnology, EVG's key products include wafer bonding, thin-wafer processing and lithography/nanoimprint lithography (NIL) equipment, photoresist coaters, as well as cleaning and inspection/metrology systems.

With state-of-the-art application labs and cleanrooms at its headquarters in Austria, as well as in North America and Asia, EVG is focused on delivering superior process expertise to its global R&D and production customer and partner base – from the initial development through to the final integration at the customer's site.

Founded in 1980, EVG services and supports an elaborate network of global customers and partners all over the world, with more than 1100 employees worldwide and fully-owned subsidiaries in the U.S., Japan, South Korea, China and Taiwan.

Booth 235
Evatec NA Inc
+1 727-201-4313
evatecnet.com
13577 Feather Sound Dr., Suite 300
Clearwater, FL 33762
Contact: Kenton Read
kenton.read@evatecnet.com

Evatec provides PVD solutions tailored to the packaging platforms in the Advanced Packaging market. They combine best in class cost of ownership with unique technology innovations to meet today's and future requirements. Our "wafer" platforms process up to 300mm formats designed for highest levels of throughput support the use of long life targets and are equipped with a unique degassing technology that achieves best in class contact resistance and layer uniformity performance required in WLCS, FOWLP and 2.5D/3D devices. FOPLP applications and next generation IC substrate technologies are supported by Evatec's CLUSTERLINE® 600 equipment platforms capable of processing substrate sizes up to 650 x 650 mm, deliver highest levels in outgassing performance, layer adhesion and stack uniformity. In EMI shielding of chips on a package level, Evatec offers production solutions with the step coverage, film adhesion and low process temperatures required to protect the chip effectively at high throughput.

Booth 138
F&K Delvotec, Inc.
+1 949-595-2200
fkdelvotec.com
27182 Burbank
Foothill Ranch, CA 92610
Contact: Dominic Sha
dominic.sha@fkdelvotecusa.com

F & K DELVOTEC is an interconnect solution company. We offer ultrasonic wire bonding and laser bonding process for different applications. We support our customers by offering equipment, consultation, feasibility testing, and small volume production services. Please contact Terry Chen for further information.

Booth 120
ficonTEC USA Inc.
+1 800-674-9423
ficontec.com
3259 Progress Dr.
Orlando, FL 32826
Contact: Soon Jang
soon.jang@ficontec.com

ficonTEC provides device micro-assembly and testing solutions for the photonics industry. These solutions are realized as cutting-edge, high-precision production systems utilizing advanced automation approaches, regardless of the device material and target application. Our modular system architecture is additionally scalable, so that exploratory, proof-of-process development as well as high-volume manufacturing requirements are addressable – and anything in between.

Booth 209
Finetech
+1 603-627-8989
finetechusa.com
60 State Route 101A
Amherst, NH 03031
Contact: Robert Avila
ra@finetechusa.com

Finetech's high-accuracy die bonding equipment supports the most precise and complex applications in advanced packaging, die attach and micro assembly. Sub-micron placement is possible with an extensive range of bonding technologies including thermo-compression, ultrasonic, eutectic, epoxy, sintering, ACF/ACP, Indium and precision vacuum die bonding. Manual, motorized and automated models provide an equipment migration pathway from R&D and prototyping to production, with a unique capability to run the automated models in manual mode for true flexibility. Quality optics and highly stable machine design provide the accuracy and repeatability that today's applications demand.

The deep process knowledge we have gained through decades of experience adds value to our equipment. Our engineers work with customers to create effective solutions for specific applications - they understand that "one size" does not necessarily fit all.

Booth 214
Fraunhofer IMWS
+49 345-5589-0
imws.fraunhofer.de
Walter-Huelse-Strasse 1
Halle 6120 Germany
Contact: Katja Pernack
katja.pernack@imws.fraunhofer.de

Fraunhofer IMWS' core competencies lie in the area of the characterization of materials down to the atomic scale and in material development.

Our Business Unit "Electronic Materials and Components" investigates components, systems and materials of electronics and microsystem engineering, like integrated semiconductor circuits, sensors, electronic components and assemblies. These are analyzed and tested comprehensively, in order to understand the relationship between technological process and application conditions with microstructure and material properties as well as with the affected functional performance in detail. For the benefit of our customers, we master complex, powerful methods that include non-destructive analytics, high-resolution methods of electron microscopy and solid-state spectroscopy, surface and trace analysis methods, and mechanical material characterization that includes modeling and numerical simulation.

Major areas of our work are the process characterization on a microstructural level complementing the introduction of innovative technologies as well as the fast and client-focused root cause analysis of faults and of defect formation. The results are incorporated into the clients' manufacturing processes and thus help to increase the quality and reliability of these systems.

Booth 208
Fraunhofer IZM
+49 304-6403100
izm.fraunhofer.de/en.html
Gustav-Meyer-Allee 25
Berlin 13355 Germany
Contact: Georg Weigelt
georg.weigelt@izm.fraunhofer.de

As part of the Fraunhofer-Gesellschaft, Fraunhofer IZM specializes in applied and industrial contract research. Fraunhofer IZM's focus is on packaging technology and the integration of multifunctional electronics into systems.

Fraunhofer IZM has two sites in Germany. Apart from its headquarters near Berlin Mitte, the institute is also represented in Dresden and Cottbus, strategically important centers for electronic development and manufacturing.

The four Fraunhofer IZM departments promote internationally cutting-edge technology development. The departments jointly work on application areas and key development topics, ensuring the research is advanced across technologies. In key development topics, the Fraunhofer IZM researchers monitor and develop highly promising research questions, paving the way for future projects with industry.

Here, Fraunhofer IZM benefits from its close cooperation with the Technischen Universität Berlin and other scientific institutes. Fraunhofer IZM has cooperated on highly productive preliminary research with the TU Berlin since its establishment, and the close relationship between the institute and university is best illustrated by the current practice of appointing a joint IZM institute head and TU university professorship.

Booth 127
FUJIFILM Electronic Materials
+1 401-522-9499
fujifilm.com
80 Circuit Dr.
North Kingstown, RI 02852
Contact: Sanjay Malik
sanjay.malik@fujifilm.com

FUJIFILM Electronic Materials is a leading supplier of advanced materials to the electronics industry. We offer a full complement of advanced photoimageable and non-photoimageable polyimide and PBO materials designed to meet current and future advanced packaging challenges. We have a unique dry film photoimageable dielectric material available in film thickness range of <5mm to 200mm. Fujifilm has demonstrated an innovative magnetic material technology drawn from our proprietary photoresist and magnetic materials expertise.

Booth 200
Fujimi Corporation
+1 503-863-5523
fujimi.com
11200 SW Leveton Dr.
Tualatin, OR 97062
Contact: Ken Iwabuchi
kiwabuchi@fujimi.com

Fujimi is a leading global manufacturer of high-quality polishing and CMP slurries for a wide range of industries, including semiconductor manufacturing, optoelectronics, and precision optics. With over 70 years of experience, we provide innovative solutions and outstanding customer service.

We proudly showcase our latest products focusing on cutting-edge CMP slurries for the back-end process, including those specifically designed for resin materials. We formulate our CMP slurries to offer high removal rates and good planarization, resulting in smooth and uniform surface finishes critical for advanced IC packaging.

Fujimi's continuous innovation and improvement are essential to meet the ever-evolving needs of the semiconductor and electronics industry.

With a global network of manufacturing facilities and sales offices, Fujimi has the capability to provide local support and solutions to our customers worldwide. We are dedicated to helping our customers achieve the highest quality results.

Booth 112
GTI Technologies, Inc.
+1 203-929-2200
gti-usa.com
6 Armstrong Rd.
Shelton, CT 06484
Contact: Andre Kirkland
akirkland@gti-usa.com

Since 1978 GTI has been bringing the best in global manufacturing equipment to the North American and European markets. We have over 40 years of experience in the semiconductor manufacturing, advanced materials, and metal working fields, and have worked closely with leading companies to help them achieve success.

Booths 101 and 240
HDM (HD MicroSystems L.L.C.)
+1 800-346-5656
hdmicrosystems.com
250 Cheesequake Rd.
Parlin, NJ 08859

Contact: Kevin DeMartini
Kevin.T.DeMartini@dupont.com
HD MicroSystems L.L.C. (HDM) is the leading manufacturer of liquid polyimide (PI) and polybenzoxazole (PBO) dielectric coatings. HDM is introducing new High-Reliability, Low Temp Cure PI's, including NMP-Free. HDM polymeric materials are the process-of-record (POR) in many front-end wafer applications for interlayer dielectrics (ILD) and stress buffer coatings (SB), as well as back-end advanced packaging technologies such as Flip Chip, WL-CSP, redistribution dielectrics layers (RDL) and bonding adhesives, both temporary and permanent for 3D/TSV, wafer thinning and Flexible Hybrid applications. HDM is developing materials for low loss, high frequency RF applications. In addition to conventional spin coating, HDM is enabling coating methods such as slot die, ink jet, ultrasonic spray, gravure and 3D printing.

Booth 141
Heidelberg Instruments
+1 310-212-5071
heidelberg-instruments.com
2539 W. 237th St.
Torrance, CA 90505
Contact: Gregg Moore
gregg.moore@heidelberg-instruments.com

Heidelberg Instruments is a world leader in development and production of high-precision photolithography systems, maskless aligners and nanofabrication tools. With over 35 years

of experience and more than 1200 systems worldwide at industrial customers and academic facilities, we provide lithography solutions specifically tailored to meet the micro- and nanofabrication requirements of our customers - no matter how challenging.

The systems range from small and easy to use tabletop systems to highly complex photomask production equipment with exposure areas of several square meters, for the fabrication of binary layouts and complex 2.5 and 3D structures in micro-optics, photonics, microfluidics and nanotechnology, and in materials science. Industry leaders in the fields of MEMS, BioMEMS, ASICs, TFT, displays, micro-optics, sensors, semiconductors and automotive are among our customers.

Booth 116
Heller Industries
+1 973-377-6800
hellerindustries.com
4 Vreeland Rd.
Florham Park, NJ 07932

Contact: Bret Halbe
bhalbe@hellerindustries.com
Heller Industries was founded in 1960 and pioneered convection reflow soldering in the 1980s. Over the years, Heller has partnered with its customers to continually refine systems to satisfy advanced applications requirements. By embracing challenge and change, Heller has earned the position as the global leader in thermal process solutions for the SMT, electronics assembly, power device assembly, and semiconductor advanced packaging industries.

We provide continuity in sales, engineering and support for the life of your system...with a single point of contact...and a fast-moving, knowledgeable service organization. Our reliability is one reason Heller has grown so steadily over the years, particularly in global markets, where business relationships require years of commitment.

Our advanced manufacturing and production systems supply both standard and special ovens cost-efficiently, with rapid delivery. These capabilities are supported by corporate and fiscal strength, the result of consistency in management policies and engineering expertise for over 60 years. As pioneers in developing convection reflow ovens technology, we invite you to share your reflow and curing application needs with us.

Booth 427
Henkel Corporation
+1 949-344-6688
henkel-adhesives.com/us/en/industries/electronics.html
14000 Jamboree Rd.
Irvine, CA 92606
Contact: Eva Laus
eva.laus@henkel.com

Henkel is the premier materials supplier for the electronics assembly and semiconductor packaging industries. Our advanced formulations include a range of products that facilitate electrical interconnect, provide structural integrity, offer critical protection, and transfer heat for reliable performance. We're proud to create products that improve today's electronic technologies and enable tomorrow's advances.

Booth 211
IBM Canada
1-450-534-6953
ibm.com/assembly
23 Boulevard de l'Aéroport
Bromont, Québec J2L 1A3 Canada
Contact: Luc Ouellet
louellet@ca.ibm.com
IBM Assembly and Test

IBM Bromont is a world leader in semiconductor packaging technology, products and services. Available to customers worldwide, we invite you to take advantage of our experience, system level mindset and skilled engineers to execute your most advanced packaging and test solutions. Tap into our deep competencies as the industry continues to shift to custom SoCs and SiPs. IBM is known for its multi-chip packaging and heterogeneous integration.

We offer full turnkey solutions from modeling and characterization through Burn-in and test. Our test capability spans digital, analog, mixed signal, RF as well as multi-site programming, test pattern conversion, and load board design. We provide high quality mechanical, thermal and electrical design (including high speed/SERDES, signal integrity and power integrity), ensuring effective execution of new and updated platforms. Services include materials and process characterization, optimized substrate design, and failure analysis while package platforms range from large organic substrates to 2.3D, Silicon Photonics technologies and Si-bridge for chiplet interconnection with our DBHI packaging solution.

Booth 305
Imina Technologies
Angstrom Scientific, Inc.
+1 201-962-7222
angstrom.us
120 N Central Ave., Suite 3
Ramsey, NJ 07446
Contact: Bob Sommerville
rms@angstrom.us

Angstrom Scientific Inc. represents a number of leading manufacturers supporting materials imaging and analysis. These include Hitachi Tabletop SEMs, Imina Nano-probing systems, Point EBIC/EBAC, Leica Sample preparation equipment, Deben Stages and Accessories, NenoVision In-Situ AFM, Alemnis In-Situ Nano-Indenters, EMSIS TEM Cameras, and Attolight Quantitative Cathodoluminescence systems.

Booth 103
Indium Corporation
+1 315-853-4900
indium.com
301 Woods Park Dr., Suite 300
Clinton, NY 13323
Contact: Jingya Huang
jhuang@indium.com

Since the company's founding in 1934, Indium Corporation® has been driven by its curiosity to look at materials from a different perspective - transforming the ordinary into the unexpected. Indium Corporation® is a premier materials refiner, smelter, manufacturer, and supplier to the global electronics, semiconductor, thin-film, and thermal management markets. Products include solders and fluxes; brazes; thermal interface materials; sputtering targets; indium, gallium, germanium, and tin metals and inorganic

compounds; and NanoFoil®. Founded in 1934, the company has global technical support and factories located in China, Germany, India, Malaysia, Singapore, South Korea, the United Kingdom, and the U.S.

Booth 340

Insidix

+33 4-38-12-42-80

tdm-3d.com

14 Rue Henri Dunant, 38180 Seyssins, 38180 France

Contact: Rodolfo Cruz

rodolfo.cruz@insidix.com

TDM by Insidix is a topography & deformation measurement machine using Projection Moiré for temperature-dependent warpage measurement. We designed our technology for the 3D measurements of complex objects under thermal stress. TDM exerts thermal profiles and cycles on electronics components in the same way as they are imposed on devices during production processes or operations.

TDM has an internal heating/cooling sequence with an optical set-up for 3D topography analysis under thermal stress for all materials, components, and sub-systems. We measure the 3D deformation related to the imposed thermal stress throughout the thermal cycle and reveal the device's faults.

Booth 334

Integra Technologies, LLC

+1 866-865-7282

integra-tech.com

3450 N. Rock Rd., Bldg. 100

Wichita, KS 67226

Richard McKee

richard.mckee@integra-tech.com

Integra Technologies is a global leader in the sourcing, packaging, testing and characterization of highly specialized, mission-critical semiconductor components and related value-added services for high-reliability ("Hi-Rel") applications where dependability and failure-free performance are of paramount importance. Integra provides a span of in-house services and capabilities to support a broad variety of Hi-Rel components throughout the entire value-added life-cycle - from prototyping, through testing, and ultimately to volume production. More specifically, Integra specializes in semiconductor die prep, packaging, assembly, test, reliability qualification, DPA and FA service for high-reliability applications.

Booth 300

Intekplus

+1 480-395-8680

intekplus.com

90 S Kyrene Rd., Suite 1

Chandler, AZ 85226

Contact: Harry Yun

harry.yun@intekplus.com

Intekplus is a visual inspection equipment specialist with 3D/2D measurement and inspection technology. We apply our technology in various applications including 2D, 2.5D, 3D, SiP, FCBGA, FOWLP, FOPLP, heterogeneous packages, and substrates. Intekplus equipment can identify bump height, coplanarity, warpage, scratch, chipping, crack, misalignment, shift, missing, stain, FM, and other defects. Other than advanced packaging, we serve other products like CIS (CMOS Image Sensor), Memory, Medical, LED, OLED, and MEMS. We have advanced 2D

and 3D sensor technology and develop image processing software. A single qualified recipe can be transferred to other systems in the same or in other locations for hassle-free recipe management and quality control.

Booth 439

Inventec Performance Chemicals

+1 860-526-8300

inventec.dehon.com

500 Main St., Suite 18, PO Box 989

Deep River, CT 06417

Contact: Leo Ibarra

libarra@inventec.dehon.com

INVENTEC PERFORMANCE CHEMICALS, a company of the French Dehon group, is a global provider of SOLDERING, CLEANING & COATING materials for Electronic, Semiconductor and Industrial applications.

For almost 60 years, we have shown leadership in innovation by putting ENVIRONMENT & HEALTH IMPACT, SUSTAINABILITY and RELIABILITY at the core of our product development. Besides great technical performance of our products, we also make sure our TECHNICAL EXPERTS are close where you are, offering responsive and added value support.

With ISO 9001 & 14001 production sites in France, Switzerland, USA, Mexico, Malaysia and China we can guarantee a smooth and cost-effective supply chain. On top of this, all our production facilities are equipped with a CLEANING APPLICATION CENTER, where customers are invited to test our proposed cleaning solutions.

Booth 315

JCET Group Co., Ltd.

+1 510-979-8000

jcetglobal.com

880 North McCarthy Blvd., Suite 250

Milpitas, CA 95035

Contact: Swami Prasad

prasad.swaminath@jcetglobal.com

JCET Group is the world's leading integrated-circuit manufacturing and technology services provider, offering a full range of turnkey services that include semiconductor package integration design and characterization, R&D, wafer probe, wafer bumping, package assembly, final test, and drop shipment to vendors around the world.

Our comprehensive portfolio covers a wide spectrum of semiconductor applications such as mobile, communication, compute, consumer, automotive and industry, etc., through advanced wafer-level packaging, 2.5D/3D, System-in-Packaging, and reliable flip chip and wire bonding technologies. JCET Group has two R&D centers in China and Korea, six manufacturing locations in China, Korea, and Singapore, and sales centers around the world, providing close technology collaboration and efficient supply-chain manufacturing to customers in China and around the world.

Booth 119

JSR Micro, Inc.

+1 408-543-8800

jsrmicro.com

1280 N. Mathilda Ave.

Sunnyvale, CA 94089

Contact: Joe Ritter

jritter@jsrmicro.com

JSR's THB series of thick film photoresists, along with WPR series of dielectric coatings and LP series of lift-off photoresists, offer advanced packaging technology portfolios to enable manufacturing of VFL-CSP, Flip Chip, TSV, LED and MEMS devices with fine-pitched and cost effective micro-bump, Cu-pillar, RDL, and lift-off processes.

Booth 430

KLA Corporation

+1 408-875-3000

kla.com

1 Technology Dr.

Milpitas, CA 95035

Contact: Jayne Gates

jayne.gates@kla.com

KLA Corporation develops industry-leading equipment and services that enable innovation throughout the electronics industry. We provide advanced process control and process-enabling solutions for manufacturing wafers and reticles, integrated circuits, packaging, printed circuit boards and flat panel displays for the semiconductor and related nanoelectronics industries. KLA's products and services are used by bare wafer, IC, reticle and other manufacturers of materials and equipment, from research and development to final volume manufacturing. In close collaboration with leading customers across the globe, our expert teams of physicists, engineers, data scientists and problem-solvers design solutions that move the world forward. Visit www.kla.com.

Booth 245

Kleindiek Inc.

+1 925-400-8306

kleindiek.com

4682 Chabot Dr., #10363

Pleasanton, CA 94588

Contact: Kevin Kaime

info@kleindiek.us

Kleindiek Nanotechnik is the trusted provider of nano probing and manipulation capabilities to the world's leading universities, national labs, and semiconductor manufacturers.

Our solutions are unparalleled for applications requiring exact positioning with extreme stability and the lowest drift. Designed to be compact and platform-independent, they work in virtually any light microscope, SEM, FIB, or beamline. They serve a broad spectrum of applications in materials science, life science, and the semiconductor industry:

- Nanoprobng
- EBIC & Fault Isolation
- Mechanical & electrical testing
- In-situ experiments
- Custom solutions

They are designed for longevity with extreme reliability and upgradable components.

Booth 134

Koh Young Technology, Inc.
+1 704-651-2860
kohyoungamerica.com
1950 Evergreen Blvd., Suite 200
Duluth, GA 30096
Contact: Brent Fischthal
brent.fischthal@kohyoung.com

Koh Young revolutionized inspection by launching the industry's first 3D SPI & AOI and became the leader in measurement-based solutions with over 3,500 users and over 20,000 installations. Using our True3D and Artificial Intelligence (AI) technologies, we developed award-winning solutions for SMT, THT, machining, pins, and coating applications, plus advanced packaging and semiconductor inspection challenges. Our user-centric R&D program helps us expand our competencies with innovative solutions to solve real challenges that are backed by an award-winning service team focused on excellence. Learn more about our trusted solutions at www.kohyoung.com.

Booth 122

LB Semicon
+82 31-680-1709
lbsemicon.com
138, Cheongbulsandan-ro
Cheongbuk-eup Pyeongtaek-si Gyeonggi-do, 17792 South Korea
Contact: Rogun Kim
shokim@lbsemicon.com

LB Semicon provides the full turnkey service including RDL, WLP, FOWLP, Probe Test, Back-end and Bumping. These services are mainly used to DDI, CIS, PMIC that are applied in TVs, smartphones and many other electronic devices.

Founded in 2000, LB Semicon started its business providing Au process service for DDI products to domestic fabless companies. In line with the advent of mobile products in 2000, LB Semicon has expanded the product portfolio to satisfy the demands of leading domestic and foreign fabless. We provide full turnkey assembly solutions that include DPS (Die Processing Services) and wafer level probe test. Our improvement is still ongoing. LB Semicon has completed all the preparations to enter the FOWLP market, which is expected to grow further in the future. Striving to be the best worldwide, LB Semicon will become the leading global OSAT company by providing our unique SIP products in the market.

Booth 311

Lintec of America
+1 480-966-0784
lintec-usa.com
15930 S. 48th St., Suite 110
Phoenix, AZ 92606

Contact: Carlos Martinez
carlos-martinez@lintec-usa.com

LINTEC's semiconductor manufacturing related products, Adwill, includes a wide array of lines consisting of high-function adhesive tapes and equipment:

- Non UV and UV dicing tape, wafer mounting systems, and UV systems
- Non UV and UV Backgrinding tape, lamination, and detaping systems
- 2 in 1 Dicing, Die attach tape
- Backside Coating tape and laminating equipment

LINTEC is relied on by the largest semiconductor manufacturers, and has received multiple supplier awards, for innovations which has moved

semiconductor manufacturing forward. LINTEC is there to provide 30+ years of expertise to answer your dicing, grinding, and packaging tape related process questions.

Booth 402

LPKF Laser & Electronics
+1 503-454-4200
lpkfusa.com
12555 SW Leveton Dr.
Tualatin, OR 97062
Contact: Judith Jacobs
jjacobs@lpkfusa.com

Reduce stress and increase yield with LPKF Laser Depaneling Systems, create PCB prototypes in minutes with LPKF Rapid Prototyping Equipment, fabricate world-class SMT solder stencils with the StencilLaser systems, or reduce assembly time and deliver higher profits with LPKF Laser Plastic Welding systems. From PCB prototyping to production and assembly, LPKF has the solution for your needs.

Booth 107

Metalor Technologies USA / Advanced Plating
+1-508-699-8800
metalor.com
255 John L Dietsch Blvd.
North Attleboro, MA 02761
Contact: Michelle Wheeler
michelle.wheeler@metalor.com

Metalor Technology USA, a part of Tanaka Precious Metals family, is uniquely positioned as the only global source of precious metal commodities and plating solutions with manufacturing sites and refineries throughout US, Asia, and Europe. Our comprehensive plating process range includes precious metal solutions and ancillary products. Metalor offers gold, silver, platinum, palladium, rhodium, and ruthenium materials designed for use in semiconductor, electronic, and decorative applications. We offer a complete service; the supply of precious metal replenishment salts and anodes, process chemistry, as well as refining services can be your one-stop provider for precious metal needs. Our Technical Service Team, located facilities worldwide, is on call and equipped to provide rapid response to specific customer queries as well as on-site installation support.

Booth 105

Metalor Technologies USA / Powders and Flakes
+1 508-223-7922
metalor.com
255 John L Dietsch Blvd.
North Attleboro, MA 02763
Contact: Gary Nicholls
gary.nicholls@metalor.com
COMPREHENSIVE RANGE OF POWDERS AND FLAKES

We put our expertise at the service of the automotive, electronic, industrial, semiconductor, medical, and military markets, offering a comprehensive portfolio of leading-edge materials to meet the most stringent quality requirements. Leveraging our core competencies in precious metals, particle formation, particle deformation, surface chemistry, and process technologies, we partner with customers to develop customized products that deliver timely solutions for the most demanding technical applications.

For more information please contact us: advanced_coatings@metalor.com.

Booth 222

Micross Components
+1 631-861-3842
micross.com
1810 South Orange Blossom Trl.
Apopka, FL 32703
Contact: Paul Whitbeck
paul.whitbeck@micross.com

Micross is the most complete provider of advanced microelectronic services and component, die and wafer solutions. With the broadest authorized access to die & wafer suppliers, and the most comprehensive advanced packaging, assembly, modification and test capabilities, Micross is uniquely positioned to provide unparalleled high-reliability solutions from bare die, to fully packaged devices, to complete program lifecycle sustainment. For more than 40 years, Micross has been a trusted source for the aerospace, defense, space, medical, energy, industrial, and other markets.

Booth 228

Mini-Systems, Inc.
+1 508-695-0203
mini-systemsinc.com
20 David Rd.
North Attleboro, MA 02760
Contact: Craig Tourgee
ctourgee@minisystemsinc.com

Mini-Systems, Inc. (MSI) is a world class leader in the manufacture of high-reliability passive components and hermetic packages. For over 55 years MSI has been delivering superior quality products for Military, Aerospace, Communications, Medical and Industrial applications. MSI manufactured products consist of precision: Thin/Thick film Chip Resistors/ Networks, QPL Resistors to MIL-PRF-55342, MOS Chip Capacitors, Chip Attenuators, Full Line of RoHS Compliant Products, QPL Jumpers to MIL-PRF-32159/Mounting Pads, Glass-to-metal seal packages, and Custom Design Packages. Resistors values from 0.1 Ohm to 100GOhm and operating frequencies up to 40 GHz. Absolute tolerances starting at 0.005% and TCRs as low as $\pm 2\text{ppm}/^\circ\text{C}$. Sizes start at 0101. The hermetic packages meet or exceed package evaluation requirements per MI-PRF-38534, Table C-VI. Hermeticity of the packages is less than 10-10 atm cc/sec per MIL-STD-883, method 1014, condition A4. MSI is ISO-9001 certified. Compliance includes RoHS, REACH, and DFAR. Standard deliveries start in just 2 WEEKS!

Booth 201

Mitsui Chemicals America
+1 914-708-7189
us.mitsuichemicals.com/service/product/icross_tape.htm
101 Metro Dr., Suite 550
San Jose, CA 95110
Contact: Jeff Wishes
j.wishes@mitsuichem.com

"ICROSTTM Tape" is brand of tape designed for the semiconductor and electronic components manufacturing process flow, such as backgrinding (BG), dicing, molding, debonding, sawing, reflow, metal lift off, protection for etching, CMOS image sensor handling, protection for back-metalizing, and etc. ICROSTTM Tape has been the world's top protective tape used in semiconductor wafer BG for decades. Today, we now offer tapes used for many other processes (in semiconductor and electronic components manufacturing flow.).

ICROS™ Tape is continuously evolving to keep up with the latest and future technologies in the semiconductor process, such as TSV wafer BG and dicing, fan-out WLP, PLP and many other processes. We optimize the entire production processes of our protective tapes from concept to raw material design to final inspection to meet the strict requirements of the semiconductor market. Everything takes place within a state-of-the-art clean room production facility with strict quality controls in place every step of the way. The result is ICROS™ Tape, for many applications, ultraclean tape with superior TTV (total thickness variation).

Booth 303
MK Electron Co., Ltd.
+82 313301828
mke.co.kr
405, Geumeo-ro, Pogok-eup, Cheoin-gu
Yongin Gyeonggi-do 17030 South Korea
Contact: June Hwang
jshwang@mke.co.kr

MK Electron has continuously conducted innovative research with the aim of becoming the industry leader.

We specialize in semiconductor materials through manufacturing and merchandising world-class bonding wires and solder balls, which are the key elements of semiconductor packaging.

Booth 333
Nagase America LLC
+1 408-599-0225
nagaseamerica.com
303 Almaden Blvd., Suite 550
San Jose, CA 95110
Contact: Kenta Imamura
kenta.imamura@nagase.co.jp

Nagase ChemteX is a leading company for semiconductor encapsulant of epoxy resin, especially Liquid Molding Compound (LMC) and Sheet encapsulant for FOWLP, 2.5D, 3D, SiP, and several electric components.

We also focus on conductive materials, negative photoresist, and optical adhesive for semiconductor, circuit assembly, photovoltaic, printer head, camera module, optical device, and photonics assembly product lines. Nagase ChemteX and Nagase Group companies create continual improvements guiding its customers into the future.

Booth 224
NAMICS Technologies, Inc.
+1 408-516-4611
namics-usa.com
226 Airport Pkwy., Suite 660
San Jose, CA 95110
Contact: Ken Araujo
araujo@namics-usa.com

NAMICS is a global technology leader of advanced materials for semiconductor devices and packages, passive components, and solar cells with over 75 years of experience and expertise.

Headquartered in Niigata, Japan, NAMICS serves its worldwide customers with subsidiaries in the USA, Europe, Taiwan, Singapore, Korea, Hong Kong, and China providing unmatched worldwide support. Stop by our booth #405 to learn about NAMICS diverse product line of materials such as our packaging and board level underfills, liquid molding compounds, glob top encapsulants, pressure-less sintering technology for die attach,

adhesives for sensor and camera modules and latest generation of stretchable printed materials for interconnects, heating, and bonding on flexible substrates. We build more than products; we build relationships, and NAMICS sets the gold standard for customer service by offering customizing products, world class customer support to provide a solution for your personal application.

Booth 309
nepes
+1 669-264-6385
nepes.co.kr/en
9808 Scranton Rd., Suite 4100
San Diego, CA 92121
Contact: Masayuki Oe
sales@nepes.us

nepes is a leading-edge provider of Wafer Level Packaging, providing full turnkey assembly solutions that includes Test and Die Processing Services (DPS). Since 2001, nepes has been providing OSAT services in partnership with Fabless and IDM customers worldwide. Nepes is also the first 600mm x 600mm Fan-Out PLP OSAT in the world in high volume production since September 2021.

With IATF16949, ISO 14001, OHSAS 18001 and AEO certified facilities in South Korea, China and Philippines, nepes provides an extensive range of packaging options such as, WLCSP, FOWLP/PLP, SiP, PoP as well as 2.5D/ 3D modules without conventional substrates. nepes strengthened its Fan-Out packaging portfolio by licensing M-Series™ and developing the Fan-Out based 3D-IC and CiB(Chip-in-Board) platform technology.

The trend of package technology is gradually evolving toward smaller form factors while satisfying better thermal management, electrical performance, reliability and higher integration while being cost effective. nepes is well positioned to support leading semiconductor companies, foundries and electronics IDMs with their advanced packaging requirements. For more information, please visit www.nepes.us.

Booth 111
Neu Dynamics Corp
215-355-2460
neudynamics.com
110 Steamwhistle Dr.
Ivyland, 18974 Denmark
Contact: Don Johnson
donjohnson@neudynamics.com

Neu Dynamics Corp is an ISO 9001:2008 certified Tool, Mold and Die manufacturer of tooling used in building Semiconductors devices for the automotive, electronics, communications, solar and medical applications. We further offer low to medium volume contract molding services for packages such as BGA, QFN, MLP, optical components. NDC International, distributes assembly and packaging equipment from several different suppliers, for various semiconductor assembly processes. Key principals are Boschman Technologies, Micro Point Pro (MPP) and Hanmi Semiconductor.

Booth 202
Niching Industrial Corporation
+886 3-6116888
niching.com.tw
Room 5E, No. 767, Sec. 4, Taiwan Blvd.
Taichung City 40755 Taiwan
Contact: Ricky Chang
ricky_chang@niching.com.tw

Niching is a listed company (3444) founded in Taiwan in 1993, providing (1) the sales channel in Taiwan and China for the components of semiconductor, LCD and LED (2) nano material produced by Niching's self-developed technology, including silver paste and porous material. Niching's nano silver paste can be applied to semiconductor, touch panel and any other application with the need of good conductivity. Especially, Niching's low-temp. sintering silver paste can provide great thermal conductivity and can be applied to various kinds of bond surface. With Niching's strong R&D capability, Niching can do customization based on customer's need and provide quick response to customers, enabling time to market. With the spirit of integrity and innovation, Niching can be a trustworthy partner who offers the professional distribution service and the total solution of heat-dissipation.

Booth 302
Nikon Metrology
+1 810-494-5620
nikonmetrology.com
12701 Grand River Rd.
Brighton, MI 48116
Contact: Ben Slaughterbeck
ben.slaughterbeck@nikon.com

Nikon Metrology offers the broadest range of metrology solutions for applications ranging from miniature electronics to the largest aircrafts. Nikon Metrology's innovative measuring and precision instruments contribute to a high-performance design-through-manufacturing process that allows manufacturers to deliver premium quality products in a shorter time.

Nikon is a world-renowned brand, firmly established as a market leader in optical instrumentation and the only microscope company to manufacture its own glass, ensuring the very finest quality assurance throughout production. With over 100 years of expertise in the field, Nikon has always been at the forefront of optical and technological innovation, promoting creativity and trustworthiness as part of the company's global mission statement.

For more information, please visit www.nikonmetrology.com.

Booth 304
NorCom Systems Inc
+1 610-592-0167
norcomsystemsinc.com
1055 W. Germantown Pike
Norristown, PA 19403
Contact: Chris Aubertin
caubertin@norcomsystemsinc.com

NorCom Systems, Inc. manufactures the NorCom 2020 series Optical Leak Test (OLT) System, which provides automated in-line, full matrix leak testing of hermetically sealed microelectronic, optoelectronic and wafer level devices. The 2020 eliminates the need for helium mass spectroscopy and gross leak bubble testing by utilizing a patented laser interferometer to simultaneously measure gross and fine leaks in hermetic devices. The NorCom OLT systems

comply with all MIL STD 883 and 750 leak test requirements. The NorCom 2020 is ideal for optoelectronic, semiconductor, MEMS and PC board mounted devices for military, aerospace, medical, and telecommunication applications.

Booth 206
nScrypt
+1 407-275-5730
nscrypt.com
12151 Research Pkwy, #150
Orlando, FL 32826
Contact: Brandon Dickerson
sales@nscrypt.com

nScrypt designs and manufactures high-precision industrial Microdispensing and Direct Digital Manufacturing equipment with unmatched accuracy and flexibility. nScrypt has award-winning technologies and is thriving to provide complete solutions for various applications in electronics & packaging, 3D printing, life science and textile industries via cutting edge multi-materials, multi-processes and Factory in a Tool approach. nScrypt's headquarter is based in Orlando, Florida.

Booth 106
Onto Innovation
+1 978-253-6200
ontoinnovation.com
16 Jonspin Rd.
Wilmington, MA 01887
Contact: Reza Asgari
reza.asgari@ontoinnovation.com

Onto Innovation is a leader in process control, combining global scale with an expanded portfolio of leading-edge technologies that include: Un-patterned wafer quality; 3D metrology spanning chip features from nanometer scale transistors to large die interconnects; macro defect inspection of wafers and packages; elemental layer composition; overlay metrology; factory analytics; and lithography for advanced semiconductor packaging. Our breadth of offerings across the entire semiconductor value chain helps our customers solve their most difficult yield, device performance, quality, and reliability issues. Onto Innovation strives to optimize customers' critical path of progress by making them smarter, faster and more efficient. Headquartered in Wilmington, Massachusetts, Onto Innovation supports customers with a worldwide sales and service organization.

Booth 331
PacTech USA
+1 408-588-1925
pactech.com
328 Martin Ave.
Santa Clara, CA 95050
Contact: Bernd Otto
bernd.otto@pactech.com

Pac Tech - Packaging Technologies GmbH (group member of NAGASE & CO. Ltd.) is headquartered in Germany with wholly owned subsidiaries: PacTech USA Inc. in Silicon Valley, USA, and PacTech ASIA Sdn. Bhd. in Penang, Malaysia. PacTech is comprised of three business units: EQUIPMENT MANUFACTURING: Manual & Automatic ENIG & ENEPIG plating tools, Laser solder jetting equipment, Wafer-level solder ball transfer systems, Laser assisted flip-chip bonders. SUBCONTRACT SERVICES: Flip Chip and Wafer Level Package Bumping Services including ENIG or ENEPIG for UBM (solder bumping)

or OPM (wirebond). Other services include Electroplating, Laser Solder Jetting, Solder Rework & Solder Reballing, Wafer Level Solder Bumping, Re-passivation, RDL, Backmetal, Wafer Thinning, Wafer Dicing, Tape & Reel, AOI, X-Ray, SEM, FIB. CHEMISTRY: Pre-Treatment and process chemistry for electroless plating.

Booth 207
Panasonic Industrial Devices Sales
Company of America
+1 408-861-3946
na.industrial.panasonic.com/products/
electronic-materials
205 Ravendale Dr.
Mountain View, CA 94043
Contact: Takashi Ohara
ohara.tk@jp.panasonic.com

Panasonic is an innovator with a solid technology roadmap, setting the standard for high-speed, low-loss and thermally robust circuit board materials.

Booth 344
Plan Optik AG
+49 266450680
planoptik.com
Ueber der Bitz 3, Elsoff 56479, Germany
Contact: Jonas Discher
j.discher@planoptik.com

Plan Optik AG is the leading manufacturer of structured wafers when it comes to technology. In sectors such as consumer electronics, automotive, aerospace, chemistry and pharmaceuticals these wafers are essential components for numerous applications in MEMS technology. The wafers of glass, glass-silicon compounds or quartz are available in sizes up to 300 mm diameter.

Wafers by Plan Optik provide high-precision surfaces, which are achieved through the use of the MDF polishing process developed by the company. Plan Optik wafers are available to minimum tolerances with application-specific structuring and complex material combinations.

In urgent need of stock products? Wafer Universe offers a wide range of high-quality wafers from Glass and Quartz – available off the shelf. At Wafer Universe you will find a wide selection of various sized wafers in different diameters and thicknesses as well as materials, including Borosilicate Wafers (with regular or enhanced MDF polishing), Alkaline free glass wafers and Quartz wafers (semiconductor grade quartz).

Booth 337
QP Technologies
+1 603-501-9095
qp technologies.com
2063 Wineridge Pl.
Escondido, CA 92029
Contact: Ashley Knowles
aknowles@qp technologies.com

At QP Technologies (formerly Quick-Pak), we offer a range of services to meet your packaging and assembly requirements. These include wafer preparation (backgrinding, dicing, die sort and inspection); IC assembly for a variety of package types and materials; as well as die attach, wire bonding, flip chip, encapsulation and marking; advanced assembly for new and complex packaging structures; laser micro machining; and design and engineering. In addition, we support design, fabrication and assembly of PCB's for

MCM and SiP applications. Our PCB supply chain is solid and supports FR-4 to ABF, fine line/spacing. We have added wire bond equipment to support heavy AI wire and challenging RF requirements. Please visit us at booth #508 to discuss your needs and how we can apply our expertise and resources to support your project.

Booth 232
Qualitau
+1 408-675-3034
qualitau.com
5303 Betsy Ross Dr.
Santa Clara, CA 95054
Contact: Tony Chavez
tonyc@qualitau.com

QualiTau offers a variety of reliability test equipment for characterization and development of new materials used in the manufacturing of Integrated Circuits, as well as process monitoring and process qualification. The MIRA, Infinity, ACE, and Multi-Probe reliability test systems perform tests for Hot Carrier Injection (HC), Dielectric Breakdown (TDDDB), and electromigration (EM) of interconnects, TSV, Solder Bump (8 amperes max) at test temperatures of up to 450°C. QualiTau's Test Lab service is ideal for both fabless companies and foundries seeking: Reliable, independent evaluation and analysis. "Virtual" capacity during times of under-capacity. Cost-effective means of performing tests on an irregular or infrequent basis. A productive and beneficial way to "test drive" the equipment before committing to a purchase.

Booths 128 & 130
Resonac
+1 408-873-2200
am.resonac.com
2150 N First St., Suite 350
San Jose, CA 95131
Contact: Matt Tsai
matt.tsai.xmszy@showadenko.com

Resonac America, Inc., a wholly owned subsidiary of Resonac Corporation, Tokyo, Japan, was established after the integration of Showa Denko K.K. (SDK) and Showa Denko Materials Co., Ltd. (SDMC). "Resonac" was created as a combination of two English words, the word "resonate" and "c" as the first letter of "chemistry." The new company name implies our strong commitment to firmly linking all of these for greater "resonance" toward a shared future and finding new partners as this resonance broadens, thereby creating a powerful movement to change society.

Resonac America, Inc.'s purpose, "Change society through the power of chemistry," represents our desire to be the global top-level competence as a chemical manufacturer, to think beyond the conventional boundaries of our business activities, and to co-create a better society with stakeholders and communities.

Booth 210
Royce Instruments
+1 707-255-9078
royceinstruments.com
480 Technology Way
Napa, CA 94558
Contact: Matt Wilson
mwilson@royceinstruments.com

V-TEK, Inc. through its Royce Instruments brand is your preeminent supplier for Bond Testing and Die Sorting equipment. Our high-precision equipment covers the spectrum of bond test

and die sorting requirements. The Royce 600 Series Bond Test Instruments bring unparalleled networking capability and scalability to the market. With three bond testers, Royce offers an instrument solution to meet the evolving needs of institutions worldwide. Royce Die Sorters (DE35-ST and AP+) offer semi- and fully automatic die sorting solutions for die as small as 200um square or 50um thick. Our automated sorter, the AP+, has the capability to handle diverse input and output mediums (carrier tape, waffle pack, Gel-Pak, JEDEC tray, film frame and more) while maintaining input to output traceability at the die level. Automated top, bottom, and/or facet defect inspection options are available on the AP+.

Visit us at booth #210 to learn more.

Booth 131
SavanSys Solutions LLC
+1 512-402-9943
savansys.com
10409 Peonia Ct.
Austin, TX 78733
Contact: Amy Lujan
amyl@savansys.com

SavanSys is the industry's leading electronics packaging cost modeling company, in business since 1995. Our cost modeling methods are widely recognized as the most accurate on the market. SavanSys cost models include the following technologies: PCB fabrication and assembly, wire bonding, flip chip substrate and assembly, fan-in WLP, fan-out WLP, panel-level fan-out, interposer-based packaging, chiplet packaging, and more.

Booth 140
SCHOTT North America, Inc.
+49 6131-66-0
schott.com/en-us
Hattenbergstrasse 10
Mainz, 55122 Germany
Contact: Dave Vanderpool
dave.vanderpool@us.schott.com

Pioneering. Responsibly. Together. These attributes characterize SCHOTT as a manufacturer of high-tech materials based on specialty glass. Founder Otto Schott is considered its inventor and became the pioneer of an entire industry.

Always opening up new markets and applications with a pioneering spirit and passion – this is what has driven the #glasslovers at SCHOTT for almost 140 years. Represented in over 30 countries, the company is a highly skilled partner for high-tech industries: Healthcare, Home Appliances & Living, Consumer Electronics, Semiconductors & Datacom, Optics, Industry & Energy, Automotive, Astronomy & Aerospace. In the fiscal year 2022, its 17,200 employees generated sales of 2.8 billion euros. SCHOTT AG is owned by the Carl Zeiss Foundation, one of the oldest foundations in Germany. It uses the Group's dividends to promote science. As a foundation company, SCHOTT has anchored responsibility for employees, society and the environment deeply in its DNA. The goal is to become a climate-neutral company by 2030.

Booth 108
Scientech Corp
+886 3-516-5177
scientech.com.tw
No. 182, Bade Rd.
Hsinchu, 30069 Taiwan
Contact: Eric Lee
eric.lee@scientech.com.tw

Scientech Corporation was established in Taipei, Taiwan in 1979. Our main products are Wet Process Equipment, Temporary bonding/debonding systems, and wafer reclaims service, besides representative business. We are a listed company and have employees more than 750. Our main offices are in Taiwan, China, Singapore, Europe, and the USA.

Booth 401
SCREEN Holdings Co., Ltd.
+81 754147698
screen.co.jp/en
Tenjinkita-machi 1-1, Teranouchi-agaru
4-chome, Horikawa-dori, Kamigyo-ku
Kyoto 602-8585 Japan
Contact: Yoshiteru Takaya
y.takaya@screen.co.jp

SCREEN is a leading supplier of equipment and process solutions for the global semiconductor industry and related markets. Our technologies enable innovation throughout the electronics industry, and our portfolio covers a wide range of products not only for semiconductor frontend cleaning but also for panel-level coating, direct imaging lithography for substrate etc. with its global infrastructure for wide application and service.

We offer wafer bonding integrated with our unique cleaning technology at this show. Please visit us at Booth 401 to discuss your advanced packaging requirements and challenges or contact SCREEN via e-mail (adpkg@screen.co.jp).

Booth 236
SEKISUI Chemical Co., Ltd.
+1 408-453-0880
sekisui.co.jp/electronics/index_en.html
2099 Gateway Pl., Suite 310
San Jose, CA 95110
Takaichi Hiratsuka
takaichi.hiratsuka@sekisui.com

Sekisui is a Japanese chemical manufacturing company with a history of 75 years. We provide a variety of products to meet the most frontier needs of the electronic market. For the semiconductor market, we manufacture and sell interlayer insulating films used for high-spec semiconductors, TIM with unique and high heat dissipation using carbon fiber, and semiconductor process materials with temporary fixing and easy peeling.

Booth 308
Semiconductor Equipment Corporation
+1 805-529-2293 x19
semicorp.com
5154 Goldmark Ave.
Moorpark, CA 93021
Contact: Don Moore
dmoore@semicorp.com

Semiconductor Equipment Corporation is a small innovative company that has designed and manufactured back end manual equipment for the semiconductor and related industries for more than 46 years. In that time we have expanded our business to distribute products for

Nitto Denko and Hugel Electronics. We service everything we sell.

Products include: Dicing Tape, Wafer Mounters, Wafer Expander, UV Cure, Pick and Place, Die Bonders, Cassette and Box Cleaners.

Booth 124
Senju Comtek Corp.
+1 408-963-5300
senju.com/en
2989 San Ysidro Way
Santa Clara, CA 95051
Contact: Ayano Kawa
akawa@senju.com

Senju Comtek Corp. is an American subsidiary of Senju Metal Industry Co. (SMIC) of Tokyo, Japan. Senju is a global leader in solder materials and related processing equipment with over two dozen manufacturing, technical, and sales support facilities located around the world. Our wide array of solder products include BGA balls, Cu-core balls, micro-spheres, flux for ball-attach and chip-attach, unique preforms, jet dispensing paste, low temp and high reliability alloys. Senju offers customized solutions for IC technology challenges.

Booth 437
SETNA
+1 802-522-0898
set-na.com
343 Meadow Fox Ln.
Chester, NH 03036
Contact: Jeffrey Friot
jfriot@set-na.com

SETNA is the exclusive North American distributor of SET device bonding equipment. SET is globally renowned for the unsurpassed accuracy and the flexibility of its flip-chip bonders.

Ranging from manual loading to fully automated version, the SET bonders adapt to all main bonding techniques: fluxless reflow, thermo-compression, adhesive joining compression, thermosonic... SET offers a comprehensive product portfolio of flip-chip bonders for fast growing markets and serving clients through a global network of representatives and in-depth customer trainings.

Additionally, SETNA is also the North American distributor for Ontos Equipment Systems (OES) Atmospheric Plasma equipment. OES' Atmospheric Plasma Systems are used for surface preparation. It provides a simple, effective, clean surface modification method which does not require the throughput- robbing vacuum chamber associated with traditional plasma systems.

Booth 306
Shibuya Corporation
+81 76-262-2201
shibuya.co.jp/en
2-232 Wakamiya, Kanazawa
Ishikawa, 920-0054 Japan
Contact: Masaki Komura
m-komura@shibuya.co.jp

Shibuya supplies innovative back-end semiconductor manufacturing tools such as sub-micron accuracy flip-chip bonders, micro solder ball placers, and high-speed turret handlers. Shibuya is now offering a newly developed "Fluxless LATCB" solution to the advanced HPC (High-Performance Computing) packaging industry. LATCB stands for Laser-Assisted Thermo-Compression Bonding and Shibuya

combines this cutting-edge technology with its fluxless bonding technology. Fluxless LATCB's 3600mm² large die bonding capability with its super high-speed laser heating and simple and flexible fluxless bonding technology can bring industry-leading ultra-high solder interconnection density with the highest productivity and no corrosive residues.

Booth 205
Shikoku Chemicals Corporation
+1 714-978-0347
shikoku.co.jp
301 N. Rampart St., #C
Orange, CA 92868
Contact: Noritake Furuki
furukin@shikoku.co.jp

SHIKOKU CHEMICALS Co. has synthesized a number of unique resin crosslinking agents using our organic synthesis technology. Among them, we have discovered that the isocyanuric acid skeleton has excellent electrical properties, and are developing a new crosslinking agent with this skeleton as its core structure.

Also, GliCAP is a new interface chemical developed based on our organic synthesis technology. Unique organic coating formed on copper surface directly improves adhesion between copper and resin effectively.

SHIKOKU CHEMICALS Co. will continue to design and create materials that can balance the characteristics that have become issues in the market."

Booth 434
Shin-Etsu MicroSi, Inc
+1 480-893-8898
microsi.com
10028 S 51st St.
Phoenix, AZ 85044
Contact: Ian Holden
iholden@microsi.com

Founded in 1984 as a subsidiary of the General Electric Company, Shin-Etsu MicroSi is a driving force in both the semiconductor and microelectronics industries worldwide. By infusing science and chemistry with innovation and collaboration, we create leading-edge solutions that turn possibilities into realities—while providing the proven quality and time-tested dependability on which our customers rely.

From computers to cell phones, 5G, automobiles, coatings, and more, our products are used by companies throughout the world to make the integrated circuits and semiconductor devices that power everyday living.

Booth 139
Shinko Electric America, Inc.
+1 408-232-0499
shinko.com
350 Cobalt Way
Sunnyvale, CA 94085
Contact: Justin Goodman
justin.goodman@shinko.com

Shinko develops and produces various "Semiconductor Packages" adapting for the miniaturization, acceleration, and performance enhancement of semiconductors.

We aim to enrich and contribute to the lives of people all over the world by providing our cutting-edge packaging technologies, for markets including IoT and AI, anticipated to become more widely used in the future, and the automotive

market, in which technology development is accelerating for applications such as autonomous driving and electric vehicles (EV). Shinko also develops leading package technologies for high performance computing and data networking solutions."

Booth 238
SHT SMART HIGH TECH AB
+46 704180000
sht-tek.com
Kemivagen 6
Göteborg 41258 Sweden
Contact: Lars Alnhem
lars.almhem@sht-tek.com

SHT Smart High-Tech AB is a company focusing on producing new heat-dissipating materials reinforced with graphene with a focus on cooling electronics, processors, graphics cards, LEDs, and other heat-sensitive and heat-intensive products. This is something that is essential to be able to develop high-performance electronics that are smaller, faster and lighter with more functionality in a sustainable way. We offer high-performance graphene-reinforced materials and associated process know-how. One example of our unique and innovative developments is our graphene-reinforced interface material "Thermal Interface Material", called TIM, for electronics and power module cooling, which conducts heat efficiently both vertically and horizontally. TIM is found in our GT product series, which is available in different versions with different performances.

Booth 403
Sigray, Inc.
+1 925-446-4183
sigray.com
5750 Imhoff Dr., Suite I
Concord, CA 94526
Contact: Sylvia Lewis
slewis@sigray.com

Sigray is a San Francisco Bay Area based company, specializing in the development & integration of high-resolution, high-throughput X-ray analytical equipment.

Sigray Apex XCT is a 3D X-ray tomography platform designed for full wafers and large PCBs, capable of producing resolution down to the sub-micron regime while providing 3D imaging times on the order of a few minutes. The technique is completely non-destructive and suitable for a variety of FA, R&D, and production applications. Further to Apex XCT, Sigray produces other disruptive X-ray technologies, such as: AttoMap Micro-XRF, the flexible PrismaXRM 3D X-ray microscope, and QuantumLeap laboratory XAS.

Booth 204
Silitronics
+1 408-605-1148
silitronics.com
2388 Walsh Ave.
Santa Clara, CA 95051
Contact: Dhiraj Bora
sales@silitronics.com

Silitronics offers Chip package design & assembly services from concept to NPI to volume production. We have expertise to propose, develop & implement cost effective solutions from concepts to finished products. We are located in the heart of Silicon Valley in a 10,000+ sq. ft. state of art automated facility with 10K & 1K clean rooms.

We have fully automated: Flip Chip with +/- 0.5um, Auto Dispensing and Pick/Place within +/- 3um, Auto Wire Bonders for 45um pitch, 200um wire length & 50um loop height, Auto Eutectic, Hermetic Sealing, PCBA, 3D Laser Scope, Die Shear, X-ray & Wire Pull Tester for Quality Control.

Silitronics' regularly do process development which are so advanced that there is no precedence & does not fit in a standard assembly template. Often design rules have to be pushed beyond their limits. This requires development of test vehicles, identification of right material, careful process control, monitoring of assembly parameters, DOE & investments in new equipment. Our team is ready to discuss your next project in design, process development or Chip assembly.

Booth 125
SkyWater Technology
+1 951-851-5200
skywatertechology.com
2401 E 86th St.
Bloomington, MN 55425
Contact: Mark Litecky
mark.litecky@skywatertechology.com

SkyWater (NASDAQ: SKYT) is a U.S. investor-owned semiconductor manufacturer and a DMEA-accredited Category 1A Trusted Foundry. SkyWater's Technology as a Service model streamlines the path to production for customers with development services, volume production and heterogeneous integration solutions in its world-class U.S. facilities. This pioneering model enables innovators to co-create the next wave of technology with diverse categories including mixed-signal CMOS, ROICs, rad-hard ICs, power management, MEMS, superconducting ICs, photonics, carbon nanotubes and interposers. SkyWater serves growing markets including aerospace & defense, automotive, biomedical, cloud & computing, consumer, industrial and IoT. For more information, visit: www.skywatertechology.com.

Booth 145
Sono-Tek Corporation
+1 845-795-2020
sono-tek.com
2012 Route 9W
Milton, NY 12547
Contact: Brian Booth
bbooth@sono-tek.com

Sono-Tek's ultrasonic coating technology is currently being used at the package level for EMI shielding coatings. Tested and approved using market-available EMI materials, our unique non-clogging spray coating systems, followed by low temperature heat cure, offer a more cost effective and faster alternative to costly sputtering equipment. Our FlexiCoat EMI system was designed to run continuously in production at a higher throughput than sputtering, at roughly 1/10th the cost.

Sono-Tek's ultrasonic coating technology also is well known for thin, repeatable, and low waste coatings. Other applications include: Photoresist deposition, polyimide, flux dispensing for flip chip applications, and nano suspensions (CNT, graphene, nano-wires, etc). Visit www.sono-tek.com for more information.

Booth 115
STAr Technologies
+1 408-416-777
STAr-Quest.com
1885 Lundy Ave., Suite 101
San Jose, CA 95131
Contact: Paul Meyer
sales-us@STAr-Quest.com

STAr Technologies, Inc. was established on August 29, 2000 and headquartered in Hsinchu City, Taiwan and has branch offices in the United States of America, Japan, Singapore, South Korea, China and India. To further its reach and support, we also engage distributors in North America, Europe, South Asia Pacific, Greater China and Japan to serve regional customers directly. STAr is the acronym for "Semiconductor Test Architect" and as in the name - we are the architects with leading technologies for semiconductor test solutions.

STAr Technologies provides intellectual property, software, hardware, consumables, service and expertise to meet the requirements and challenges within the semiconductor and optical device industries. Our expertise extends across parametric electrical tests (E-test), wafer-level and package-level reliability (WLR & PLR), mixed signal tests, assembly and packaging services, probe cards, load boards, test interfaces and sockets.

Booth 132
Surfx Technologies, LLC
+1 310-558-0770
surfxtechnologies.com
2631 Manhattan Beach Blvd.
Redondo Beach, CA 90278
Contact: Alan Vucetic
avucetic@surfxtechnologies.com

Founded in 1999, Surfx Technologies has developed and brought to market a true low-temperature, variable chemistry, atmospheric pressure plasma. Our products incorporate the most advanced plasma technology and are covered by multiple U.S. patents. Surfx's mission is to be the worldwide leader in the surface treatment of materials for the semiconductor, electronics assembly, aerospace, and medical device industries. We are driven by a total commitment to our customers. We take pride in our products and service. Our promise is to deliver to you the highest quality product for your manufacturing needs.

BOOTH 212
SUSS MicroTec
+1 951-880-9899
suss.com
2520 Palisades Dr.
Corona, CA 92882
Contact: Emyr Edwards
emyr.edwards@suss.com

SUSS MicroTec is a leading supplier of equipment and process solutions for microstructuring in the semiconductor industry and related markets.

Our portfolio covers a comprehensive range of products and solutions for backend lithography, wafer bonding and photomask processing, complemented by micro-optical components. In close cooperation with research institutes and industry partners SUSS MicroTec contributes to the advancement of next-generation technologies such as 3D Integration and Imprint Lithography as well as key processes for Wafer-Level Packaging, MEMS and LED manufacturing. With its global

infrastructure for applications and service, SUSS MicroTec supports more than 8,000 installed systems worldwide.

Booth 332
Taiyo Ink Mfg. Co., Ltd.
+1 775-885-9959
taiyo-hd.co.jp/en
1731 Technology Dr., Suite 595
San Jose, CA 95110
Contact: Yuya Suzuki
yuyas@taiyo-america.com

High performance and high reliability materials showcased by TAIYO INK are beneficial for advanced IC packaging, as well as conventional packaging applications. Consequently, Taiyo Ink has more than 90% market share of solder resist products for the IC packaging industry. One of the latest materials from TAIYO is a photo-imageable dry film with 10 µm resolution, PVI-3 HR100S, which has low curing temperature of 180°C, and can be applied as high-density RDL dielectrics for advanced packaging substrates & PLP/WLP. Taiyo also develops a variety of new dielectric materials with additional performance, such as magnetic, optical, or electrical performances. We look forward to talking with you at our booth.

Booth 405
TATSUTA Electric Wire & Cable Co., Ltd.
+81 77466555
tatsuta.com
6-5-1 Kunimidai Kizugawa
Kyoto 6190216 Japan
Contact: Susumu Chiba
s-chiba@tatsuta.co.jp

TATSUTA Electric Wire & Cable Co., Ltd is a leading manufacturer of innovative advanced paste for high performance electronics. By using our electrically and thermally conductive paste, higher density interconnect(HDI), longer product life and outstanding reliability are achievable. With our knowledge of metal-resin formulation technology, our materials support your development cycles/process time shorten and process temperature lower as well, which enables lower carbon emission and eco-friendly process. For more information, please visit the website and you will see our latest developments related with carbon neutrality, low temperature curing, thermal management and EMI shielding.

Booth 133
TAZMO
+1 510-946-9182
tazmo.com
42840 Christy St., Suite 103
Fremont, CA 94538
Contact: Takashi Abe
takashi.abe@tazmo.co.jp

Tazmo is a semiconductor manufacturing equipment company listed in the prime section of Tokyo Stock Market. Our main products are as follows.

- (1) Semiconductor manufacturing systems for the temporary bonding and de-bonding of Silicon wafers and support glass for back grinding process.
- (2) Coater/Developer for semiconductor manufacturing processes.

Equipment for resist coat/develop and other chemical solutions using our accumulated

technologies. Coating with highly viscous materials and other materials that are difficult to work with while achieving good coating uniformity.

- (3) Cleaning tools and surface treatment for semiconductor manufacturing processes.

Cleaning machines for manufacturing of semiconductor, slurry supply units, chemical supply units and phosphoric acid recycling.

- (4) Flat Panel Display Manufacturing Equipment

Equipment used for manufacturing various types of flat panels. Tazmo has the largest share for LCD color filter resist coaters.

- (5) Clean wafer transfer system

Tazmo provides various wafer transfer systems to other semiconductor manufacturing equipment suppliers. These products include robots, aligners and EFEM.

For more information, please visit our website: / www.tazmo.co.jp/en/product

Booth 301
TDK Corporation
+1 972-409-4519
product.tdk.com/en/products/fa/index.html

475 Half Day Rd., Suite 300
Lincolnshire, IL 60069
Contact: Jose Perez
jose.perez@tdk.com

TDK is a leader in factory automation systems. Our products include TDK precision AFM 15 Thermosonic and AFM 15 Thermal Compression flip chip die bonders. TDK flip chip die bonder's uses a micro scrub process to lower heat required for die attach process. TDK micro scrub process eliminates flux and supports 5-10 mm line width and 3mm spacing.

Additionally, TDK load ports feature high-performance that meet your needs for particle-free operation, high throughput and high durability of continual motion. In addition to the TAS300 load port, we also offer the TAS300 J1 and the TAS450.

Booth 436
TechSearch International Inc.
+1 512-372-8887
techsearchinc.com
PO Box 200295
Austin, TX 78720
Contact: Jan Vardaman
jan@techsearchinc.com

TechSearch International, Inc. has a 31-year history of market and technology trend analysis focused on semiconductor packaging, materials, and assembly. Research topics include WLP, FO-WLP and panel-level processing, Flip Chip, CSPs, BGAs, 3DICs, Si Interposers, System-in-Package (SiP) and Heterogeneous Integration, embedded components, ADAS and automotive electronics, and power devices. In conjunction with SavanSys Solutions, wire bond, flip chip, WLP, and 3D IC cost models are offered. Multi-client and single client consulting services are offered. TechSearch International professionals have an extensive network of more than 19,000 contacts in North America, Asia, and Europe and travel extensively, visiting major electronics manufacturing operations and research facilities worldwide.

Booth 341

Teikoku Taping System Inc
+1 602-367-9916
teikoku-taping.com
5090 N 40th St.
Phoenix, AZ 85018
Contact: Joe Umpleby
joe.umpleby@teikoku-taping.com

Manufacturer of tape lamination, tape removal, wafer/substrate mounting to film frame, and UV irradiation equipment for back-grinding, dicing, dry film resist and other taping applications.

Booth 233

Tokyo Ohka Kogyo America
+1 940-293-3089
tokamerica.com
4600 NE Brookwood Pkwy.
Hillsboro, OR 95024
Satoshi Teranishi
satoshi.teranishi@tokamerica.com

TOK's state-of-the-art micro processing technology produces groundbreaking and innovative products. We have pioneered the development of polymer-containing functional photoresists based on photolithography technologies that are essential for the formation of semiconductor circuits.

Along with advancement in the micro-fabrication of an electronic circuit, our sophisticated technologies provide solutions to enhance the functionality of semiconductors, such as miniaturization, high-integration, multi-functionality, and high-speed. We offer various new materials necessary for many device manufacturers, including advanced immersion photoresists enabling the formation of several tens nanometer scale features.

Booths 438 & 440

Toray International America Inc
+1 650-524-2735
toray.com/global/products/electronics
411 Borel Ave., Suite 520
San Mateo, CA 94402
Contact: Koichi Maruyama
koichi.maruyama.p6@mail.toray

Toray Industries, Inc. has devoted itself to developing new fields and materials as a basic materials manufacturer.

We have supplied both film-type and coating-type materials in the semiconductor market over decades.

Film type: "FALDA" is a photo-definable adhesive film for build-up substrates and packages with cavity structures.

Coating type: "Photoneece" is a photo-definable polyimide coating for the front-end buffer and back-end re-distribution layers for WLP and TSV.

Toray's unique polyimide and film processing technologies provide excellent reliability and performance, already proven in the market.

We also offer newly developed materials specifically designed to be implemented for the low dielectric loss 5G/mmWave applications (B-stage and liquid products available).

Toray Engineering Co., Ltd. provides state-of-the-art Flip Chip Bonding Equipment for semiconductor packaging with alignment accuracy from $\pm 0.5\mu\text{m}$. and Wafer Inspection Equipment with high speed, and substrate manufacturing equipment such as high-precision coating systems are lined-up.

Booth 336

TOWA USA Corporation
+1 408-779-4440
towajapan.co.jp/en
1430 Tully Rd., Suite 416
San Jose, CA 95122
Contact: Terence Koh
tkoh@towa-usa.com

TOWA is a leading company in the semiconductor molding equipment market. We offer equipment using our high quality / flow free compression molding method and our proven transfer molding method. We also manufacture ultra-precision molds that have been highly acclaimed by customers. Together with our molding equipment, our singulation system was developed from both aspects of the dicer and product handler to provide the optimal method of singulation for each product type. The result is high quality cutting whilst improving customers' productivity with high throughput.

Booth 117

Toyota Tsusho America, Inc.
+1 248-994-3220
taiamerica.com
4505 West 12 Mile Rd., Suite 200
Farmington Hills, MI 48331
Contact: Akio Azuma
akio_azuma@taiamerica.com

Toyota Tsusho America, Inc is the trading arm of Toyota Motor Group and we are developing the business in seven divisions such as Electronics & Chemical, Automotive, and the supporting administrative division. We have 35 locations in North America, in addition to 43 affiliate and subsidiary locations to provide valuable products and services for enterprise-level industries such as automotive, electronics, and more. As the Electronics & Chemical division, we are providing and developing services and cutting-edge products for semiconductor production such as Photoresist, CMP Slurry, High-frequency CCL, and Encapsulants to contribute to the growth of the electronics industries.

Booth 137

USHIO INC.
+81 3-5657-1000
ushio.co.jp
Marunouchi Kitaguchi Bldg., 1-6-5
Marunouchi Chiyoda-ku
Tokyo 100-8150, Japan
Contact: Yuki Sashiwa
y.sashiwa@ushio.co.jp

Established in 1964, USHIO INC. (TOKYO: 6925) is a leading manufacturer of light sources such as lamps, lasers, and LEDs, in a broad range from ultraviolet to visible to infrared rays, as well as optical equipment and cinema-related products that incorporate these light sources. It also makes products in the electronics field (such as semiconductors, flat panel displays and electronic components) and in the visual imaging field (including digital projectors and lighting). Many of these products enjoy dominant market shares. In recent years, USHIO has undertaken business in the life science area, such as the medical and the environmental fields. See www.ushio.co.jp/en.

Booth 129

VALID Co., Ltd
82-31-8054-7559
validinnovation.co.kr
487, Cheongbuk-ro, Cheongbuk-myeon,
Pyeongtaek-si, Gyeonggi-do 17791 South
Korea
Contact: Won Ho Noh
whnoh@validinnovation.co.kr

VALID Co., LTD is an integrated solution provider which has the following business areas not confined to: Development and mass production of parts for medical ultrasound diagnostic devices, medical instruments for surgical robots and orthopedic implants, automobile power-train and metal 3D printers as well as industrial measurement equipment. Its specialty consists of design, verification, prototyping and production stage with robust engineering and production capabilities. The company is located in Pyeongtaek-si within 1 hour driving distance from Seoul, S. Korea.

Booth 230

XYZTEC, Inc
+1 978-880-2598
xyztec.com
33 S. Main St., PO BOX 2189
Wolfeboro, NH 03894
Contact: Tom Haley
tom.haley@xyztec.com

With over 20 years of experience, we have established our name as the technology leader in bond testing throughout the world. With 100% of our focus on bond testing, Xyztec teams with customers to offer innovative solutions that address their specific bond test needs. Our mission is to take on the challenges of many different industries by offering customers products that improve their quality and increase their bottom line. We offer full automation solutions for both wire pull and shear operations. We also revolutionized the sensor exchange by mounting up to 6 sensors on a rotational measurement unit (similar to a software selected turret). Changing between tests is a matter of only a few seconds!

Among others, we support Military, Medical, industrial, automotive and microelectronic applications.

Booth 338

Yamaha Robotics Holdings Co. (Shinkawa USA)
+1 408-504-4971
yamaha-robotics.com
104 S. 54th St.
Chandler, AZ 85226
Contact: William Crockett
crockett@yamaha-robotics.com

Yamaha Robotics Holdings Integrates Back-end Semiconductor process and Creates Value-added Process technology.

Integration and Streamlining Back End Semiconductor Assembly One stop solution for Intelligent Factory.

Equipment Product line includes: Flip Chip, Die bonder, wire bonder, molding, inspection and SMT.

Booth 432
Yole Group
+33 47283010
yolegroup.com
75 Cours Emile Zola, Villeurbanne,
69100, France
Contact: Jeff Perkins
jeff.perkins@yolegroup.com

Yole Group is an international company recognized for its expertise in the analysis of markets, technological developments, and supply chains, as well as the strategy of key players in the semiconductor, photonics, and electronics sectors.

With Yole Intelligence, Yole SystemPlus and Piséo, the group publishes market, technology, reverse engineering and costing analyses and provides consulting services in strategic marketing and technology analysis. The Yole Group Finance division also offers due diligence assistance and supports companies with mergers and acquisitions.

Yole Group benefits from an international sales network. The company now employs more than 180+ people. More information on www.yolegroup.com.

Booth 109
Zuken, Inc.
+1 408-890-2831
zuken.com/us
2590 N First St., #340
San Jose, CA 95131
Contact: Steve Watt
steve.watt@zukenusa.com

Zuken is a global provider of leading-edge software and consulting services for system-level electrical and electronic design and manufacturing. Founded in 1976, Zuken has the longest track record of technological innovation and financial stability in the electronic design automation (EDA) software industry for advanced packaging, printed circuit board design, and multi-domain co-design. The company's extensive experience, technological expertise and agility, combine to create world-class software solutions. Zuken's transparent working practices and integrity in all aspects of business produce long-lasting and successful customer partnerships that make Zuken a reliable long-term business partner. Zuken is focused on being a long-term innovation and growth partner. The security of choosing Zuken is further reinforced by the company's people—the foundation of Zuken's success. Coming from a wide range of industry sectors, specializing in many different disciplines and advanced technologies, Zuken's people relate to and understand each company's unique requirements.

Booth 421
Zymet Inc.
+1 973-428-5245
zymet.com
7 Great Meadow Ln.
East Hanover, NJ 07936
Contact: Rita Politi
rita.politi@zymet.com

Zymet manufactures Adhesives & Encapsulates and has been serving the electronics industry for over 30 years. Products include rewardable undersells and edge bond adhesives for high reliability and harsh environment applications. Other products include ultra-low stress adhesives, electronically conductive adhesives, thermally conductive adhesives, and non-conductive pastes.

AT&S

HIGH PERFORMANCE IC SUBSTRATES

AT&S is leading the industry in high yielding advanced interconnect solutions.

State-of-the-art capabilities, reliable production processes and innovative IC Substrate technologies available from multiple locations to address the industry's needs across a wide range of applications.

smc@ats.net www.ats.net

**MEET US AT
BOOTH NO. 406
AT ECTC**

**HIGH-PERFORMANCE COMPUTING
CLOUD COMPUTING
SERVERS
NETWORKING
5G BASE STATIONS
PHOTONICS
CO-PACKAGED OPTOELECTRONICS
AI, EDGE COMPUTING AND IOT**

2023 EXECUTIVE COMMITTEE

General Chair

Ibrahim Guven
Virginia Commonwealth University
iguven@vcu.edu

Vice-General Chair

Karlheinz Bock
TU Dresden
karlheinz.bock@tu-dresden.de

Program Chair

Florian Herrault
PseudolithC, Inc.
floherrault@gmail.com

Assistant Program Chair

Michael Mayer
University of Waterloo
mmayer@uwaterloo.ca

Jr. Past General Chair

Rozalia Beica
AT&S China
r.beica@ats.net

Sr. Past General Chair

Nancy Stoffel
GE Research
nstoffel1194@gmail.com

Sponsorship Chair

Wolfgang Sauter
Marvell Semiconductor, Inc.
wsauter2@gmail.com

Finance Chair

Patrick Thompson
Texas Instruments, Inc.
patrick.thompson@ti.com

Publications Chair

Henning Braunsch
Intel Corporation
braunsch@ieee.org

Publicity Chair

Eric Perfecto
IBM Research
eric.perfecto.us@ieee.org

Treasurer

Tom Reynolds
T3 Group LLC
treynolds@ieee.org

Exhibits Chair

Alan Huffman
SkyWater Technology
alan.huffman@ieee.org

IT Coordinator

Przemyslaw Gromala
Robert Bosch GmbH
przemyslawjakub.gromala@de.bosch.com

PDC Chair

Kitty Pearsall
Boss Precision, Inc.
kitty.pearsall@gmail.com

Conference Management

Lisa Renzi Ragar
Renzi & Company, Inc.
lrenzi@renziandco.com

EPS Representative

Annette Teng
AIM Photonics
ateng@sunypoly.edu

2023 PROGRAM COMMITTEE

Packaging Technologies

Chair

Kuldip Johal
MKS Instruments- MSD
kuldip.johal@atotech.com

Assistant Chair

Jie Fu
Apple, Inc.
fujie6@gmail.com

Bora Baloglu
Intel Corporation
bora.baloglu@intel.com

Mike Gallagher
Dupont Electronics and Imaging
michael.gallagher@dupont.com

Ning Ge
Consultant
greene.ge@gmail.com

Sam Karikalan
Broadcom, Inc.
sam.karikalan@broadcom.com

Beth Keser
Intel Corporation
beth.keser@intel.com

Young-Gon Kim
Renesas Electronics America
young.kim.jg@renesas.com

Andrew Kim
Apple, Inc.
hkim34@apple.com

John Knickerbocker
IBM Corporation
knickerj@us.ibm.com

Steffen Kroehnert
ESPAT Consulting, Germany
steffen.kroehnert@espat-consulting.com

Albert Lan
Applied Materials, Inc.
Albert_Lan@amat.com

John H. Lau
Unimicron Technology Corp.
John_Lau@Unimicron.com

Jaesik Lee
Meta Platforms, Inc.
jaesiklee@fb.com

Kyu-Oh Lee
Intel Corporation
kyu-oh.lee@intel.com

Markus Leitgeb
AT&S AG
m.leitgeb@ats.net

Dean Malta
Micross Advanced Interconnect Technology
Dean.Malta@micross.com

Luu Nguyen
Psi Quantum
lguyen@psiquantum.com

Raj Pendse
Facebook Reality Labs
rajd@fb.com

Min Woo Rhee
Samsung
mw.daniel.lee@gmail.com

Subhash L. Shinde
Notre Dame University
sshinde@nd.edu

Joseph W. Soucy
Draper Laboratory
jsoucy@draper.com

Peng Su
Juniper Networks
pensu@juniper.net

Eric Tremble
Marvell
etremble@marvell.com

Kuo-Chung Yee
Taiwan Semiconductor Manufacturing Company, Ltd.
kcyee@tsmc.com

Applied Reliability

Chair

Keith Newman
Advanced Micro Devices, Inc.
keith.newman@amd.com

Assistant Chair

Vikas Gupta
Advanced Semiconductor Engineering, Inc.
Gvikas.Gupta@outlook.com

Seung-Hyun Chae
SK Hynix, Inc.
seunghyun1.chae@sk.com

Tz-Cheng Chiu
National Cheng-Kung University
tcchiu@mail.ncku.edu.tw

Darvin R. Edwards
Edwards Enterprise Consulting, LLC
darvin.edwards1@gmail.com

Deepak Goyal
Intel Corporation
deepak.goyal@intel.com

Sandy Klengel
Fraunhofer IMWS
sandy.klengel@imws.fraunhofer.de

Tae-Kyu Lee
Cisco Systems, Inc.
taeklee@cisco.com

Pilin Liu
Intel Corporation
pilin.liu@intel.com

Varughese Mathew
NXP Semiconductor, Inc.
varughese.mathew@nxp.com

Donna M. Noctor
Nokia Corporation
donna.noctor@nokia.com

S. B. Park
Binghamton University
sbpark@binghamton.edu

Lakshmi N. Ramanathan
Self
laksh_r@hotmail.com

René Rongen
NXP Semiconductor, Inc.
rene.rongen@nxp.com

Scott Savage
Medtronic Microelectronics Center
scott.savage@medtronic.com

Christian Schmidt
Nvidia Corporation
christians@nvidia.com

Jeffrey Suhling
Auburn University
jsuhling@auburn.edu

Paul Tiner
Texas Instruments, Inc.
p-tiner@ti.com

Pei-Haw Tsao
MediaTek, Inc.
ph.tsao@mediatek.com

Dongji Xie
Nvidia Corporation
dongjix@nvidia.com

Assembly & Manufacturing Technology

Chair
Habib Hichri
Ajinomoto Fine-Techno USA Corporation
hichrih@ajiusa.com

Assistant Chair
Ralph Zoberbier
Evatec AG
ralph.zoberbier@evatecnet.com

Sai Ankireddi
Maxim Integrated
sai.ankireddi@alumni.purdue.edu

Christo Bojkov
Qorvo, Inc.
cbojkov.ectc@gmail.com

Mark Gerber
Advanced Semiconductor Engineering, Inc.
mark.gerber@aseus.com

Omkar Gupte
Advanced Micro Devices, Inc.
Omkar.Gupte@amd.com

Rameen Hadizadeh
Cirrus
rameen.hadizadeh@gmail.com

Paul Houston
Engent, Inc.
paul.houston@engentaat.com

Li Jiang
Texas Instruments, Inc.
l-jiang1@ti.com

Zia Karim
Yield Engineering Systems
zkarim@yieldengineering.com

Wei Koh
Pacrim Technology
kohmail@gmail.com

Jae-Woong Nah
IBM Corporation
jnah@us.ibm.com

Valerie Oberson
IBM Canada, Ltd.
voberson@ca.ibm.com

Jason Rouse
Taiyo America, Inc.
jhrouse@taiyo-america.com

Andy Tseng
Qualcomm, Inc.
andytseng2000@yahoo.com

Jobert Van Eysden
Atotech USA, Inc.
jobert.van-Eysden@atotech.com

Jan Vardaman
TechSearch International, Inc.
jan@techsearchinc.com

Yu Wang
Sensata Technologies
yu.wang9@gmail.com

Shaw Fong Wong
Intel Corporation
shaw.fong.wong@intel.com

Jin Yang
Intel Corporation
jin1.yang@ieee.org

Katie Yu
NXP Semiconductor, Inc.
katie.yu@nxp.com

RF, High-Speed Components & Systems

Chair
Xiaoxiong (Kevin) Gu
Metawave
xgu@ieee.org

Assistant Chair
Rajen M Murugan
Texas Instruments, Inc.
r-murugan@ti.com

Amit Agrawal
Microchip Technology
amit.agrawal@microchip.com

Kemal Aygun
Intel Corporation
kemal.aygun@intel.com

Wendem Beyene
Facebook
wendem@gmail.com

Eric Beyne
imec
eric.beyne@imec.be

Prem Chahal
Michigan State University
chahal@msu.edu

Zhaoqing Chen
IBM Corporation
zhaoqing@us.ibm.com

Charles Nan-Cheng Chen
Shanghai Jiao Tong University
hi2018.charles@gmail.com

Craig Gaw
NXP Semiconductor, Inc.
c.gaw@ieee.org

Abhilash Goyal
Velodyne LIDAR, Inc.
abhilash.goyal@gmail.com

Rockwell Hsu
Cisco Systems, Inc.
rohsu@cisco.com

Lih-Tyng Hwang
National Sun Yat-Sen University
FiftyOhm@mail.nsysu.edu.tw

Timothy G. Lenihan
TechSearch International, Inc.
lenihant@ieee.org

Lianjun Liu
NXP Semiconductor, Inc.
lianjun.liu@NXP.com

Ivan Ndip
Fraunhofer IZM/Brandenburg University of Technology
(BTU)
ivan.ndip@izm.fraunhofer.de

Dan Oh
Samsung
ksoh@yahoo.com

P. Markondeya Raj
Florida International University
mpulugur@fiu.edu

Hideki Sasaki
Renesas Electronics Corporation
hideki.sasaki.xv@renesas.com

Li-Cheng Shen
Universal Scientific Industrial Co., Ltd.
li-cheng_shen@usiglobal.com

Jaemin Shin
Qualcomm Technologies, Inc.
jaemins@qti.qualcomm.com

Manos M. Tentzeris
Georgia Institute of Technology
etentze@ece.gatech.edu

Chuei-Tang Wang
Taiwan Semiconductor Manufacturing Company, Ltd.
ctwang10492@hotmail.com

Maciej Wojnowski
Infineon Technologies AG
maciej.wojnowski@infineon.com

Yong-Kyu Yoon
University of Florida
ykyoon@ece.ufl.edu

Emerging Technologies

Chair
Hongqing Zhang
IBM Corporation
zhangh@us.ibm.com

Assistant Chair
Zhuo Li
Fudan University
zhuo_li@fudan.edu.cn

Isaac Robin Abothu
Siemens Healthineers
Isaac.abothu@siemens-healthineers.com

Karlheinz Bock
TU Dresden
karlheinz.bock@tu-dresden.de

Benson Chan
Binghamton University
chanb@binghamton.edu

Vaidyanathan Chelakara
Acacia Communications
cvaidy@cisco.com

Rabindra N. Das
MIT Lincoln Laboratory
rabindra.das@ll.mit.edu

Dongming He
Qualcomm Technologies, Inc.
dhe@qti.qualcomm.com

Florian Herrault
PseudolithC, Inc.
floherrault@gmail.com

Hao Hu
Huazhong University of Science and Technology
hww16@hust.edu.cn

Jae-Woong Jeong
Korea Advanced Institute of Science and Technology
jjeong1@kaist.ac.kr

Tengfei Jiang
University of Central Florida
Tengfei.jiang@ucf.edu

Jong-Hoon Kim
Washington State University
jh.kim@wsu.edu

Hee Seok Kim
University of Washington
heeskim@uw.edu

Ramakrishna Kotlanka
Analog Devices, Inc.
rama.krishna@analog.com

Santosh Kudtarkar
Analog Devices, Inc.
santosh.kudtarkar@analog.com

Kevin J. Lee
Qorvo, Inc.
KevinJ.Lee@qorvo.com

Yang Liu
Nokia Bell Labs
yang3d@gmail.com

Chukwudi Okoro
Corning, Inc.
OkoroC@corning.com

Dishit Parekh
Intel Corporation
dishit.parekh@intel.com

C. S. Premachandran
319prem@gmail.com

Jintang Shang
Southeast University
shangiintang@hotmail.com

Rohit Sharma
Indian Institute of Technology Ropar
rohit@iitrpr.ac.in

Nancy Stoffel
GE Research
nstoffel1194@gmail.com

W. Hong Yeo
Georgia Institute of Technology
whyeo@gatech.edu

Interconnections

Chair
Thom Gregorich
Infinera
tmgregorich@gmail.com

Assistant Chair
Zhang Chaoqi
Qualcomm, Inc.
chaoqi.gt.zhang@gmail.com

Jian Cai
Tsinghua University
jamescai@tsinghua.edu.cn

C. Key Chung
TongFu Microelectronics Co., Ltd
chungckey@hotmail.com

David Danovitch
University of Sherbrooke
David.Danovitch@USherbrooke.ca

Bernd Ebersberger
Infineon Technologies AG
bernd.ebersberger@infineon.com

Takafumi Fukushima
Tohoku University
fukushima@lbc.mech.tohoku.ac.jp

Seung Yeop Kook
GlobalFoundries, Inc.
seung-yeop.kook@globalfoundries.com

Kangwook Lee
SK Hynix, Inc.
steward.lee@sk.com

Li Li
Infinera Corporation
packaging@yahoo.com

Ou Li
Advanced Semiconductor Engineering, Inc.
ou.li@aseus.com

Changqing Liu
Loughborough University
c.liu@lboro.ac.uk

Wei-Chung Lo
Industrial Technology Research Institute
lo@itri.org.tw

Nathan Lower
Consultant
nplower@hotmail.com

James Lu
Rensselaer Polytechnic Institute
luj@rpi.edu

Peter Ramm
Fraunhofer EMFT
peter.ramm@emft.fraunhofer.de

Katsuyuki Sakuma
IBM Research
ksakuma@us.ibm.com

Lei Shan
Tekollect
shanlei@yahoo.com

Ho-Young Son
SK Hynix, Inc.
hoyoung.son@sk.com

Jean-Charles Souriau
CEA-LETI
jcsouriau@cea.fr

Chuan Seng Tan
Nanyang Technological University
tancs@alum.mit.edu

Chih-Hang Tung
Taiwan Semiconductor Manufacturing Company, Ltd.
chtungc@tsmc.com

Xin Yan
Intel Corporation
xin.yan@intel.com

Matthew Yao
GE Aerospace
matthew.yao@ge.com

Dingyou Zhang
Broadcom, Inc.
dingyouzhang.brcm@gmail.com

Materials & Processing

Chair
Kimberly Yess
Brewer Science, Inc.
kyess@brewerscience.com

Assistant Chair
Qianwen Chen
IBM Research
chenq@us.ibm.com

Tanja Braun
Fraunhofer IZM
tanja.braun@izm.fraunhofer.de

Yu-Hua Chen
Unimicron Technology Corp.
yh_chen@unimicron.com

Jae Kyu Cho
GlobalFoundries, Inc.
jaekyu.cho@globalfoundries.com

Bing Dang
IBM Corporation
dangbing@us.ibm.com

Yung-Yu Hsu
Meta Platforms, Inc.
yungyu.hsu@gmail.com

Lewis Huang
Senju Electronic
lewis@senju.com.tw

Vidya Jayaram
Intel Corporation
vidya.jayaram@intel.com

C. Robert Kao
National Taiwan University
crkao@ntu.edu.tw

Alvin Lee
Brewer Science, Inc.
alee@brewerscience.com

Yi Li
Intel Corporation
yi.li@intel.com

Ziyin Lin
Intel Corporation
ziyin.lin@intel.com

Yan Liu
Medtronic, Inc.
yan.x.liu@medtronic.com

Mikel Miller
Apple, Inc.
mikel_miller@apple.com

Praveen Pandojirao-S
Johnson & Johnson
praveen@its.jnj.com

Mark Poliks
Binghamton University
mpoliks@binghamton.edu

Dwayne Shirley
Marvell Semiconductor, Inc.
shirley@ieee.org

Ivan Shubin
RAM Photonics LLC
ishubin@gmail.com

Bo Song
HP Inc.
bo.song@hp.com

Yoichi Taira
Keio University
taira@appi.keio.ac.jp

Frank Wei
DISCO Corporation
frank_w@discousa.com

Lingyun (Lucy) Wei
DuPont
lingyun.wei@dupont.com

Myung Jin Yim
Apple, Inc.
myung27@hotmail.com

Hongbin Yu
Arizona State University
yuhb@asu.edu

Zhangming Zhou
Qualcomm, Inc.
zhou.zhming@gmail.com

Thermal/Mechanical Simulation & Characterization

Chair
Wei Wang
Qualcomm Technologies, Inc.
wwang@gcdemson.edu

Assistant Chair
Karsten Meier
TU Dresden
karsten.meier@tu-dresden.de

Christopher J. Bailey
University of Greenwich
C.Bailey@greenwich.ac.uk

Rui Chen
Georgia Institute of Technology
chenrui@gatech.edu

Kuo-Ning Chiang
National Tsing Hua University
knchiang@pme.nthu.edu.tw

Xuejun Fan
Lamar University
xuejun.fan@lamar.edu

Przemyslaw Gromala
Robert Bosch GmbH
Przemyslawjakub.gromala@de.bosch.com

Nancy Iwamoto
niwamoto@prodigy.net

Pradeep Lall
Auburn University
lall@auburn.edu

Chang-Chun Lee
National Tsing Hua University
clee@pme.nthu.edu.tw

Sheng Liu
Wuhan University
victor_liu63@vip.126.com

Yong Liu
ON Semiconductor
Yong.Liu@onsemi.com

Erdogan Madenci
University of Arizona
madenci@email.arizona.edu

Tony Mak
Wentworth Institute of Technology
t.mak@ieee.org

Patrick McCluskey
University of Maryland
mclupa@umd.edu

Jiamin Ni
IBM Corporation
nijiamin8910@gmail.com

Erkan Oterkus
University of Strathclyde
erkan.oterkus@strath.ac.uk

Suresh K. Sitaraman
Georgia Institute of Technology
suresh.sitaraman@me.gatech.edu

Zhi Yang
Groq
zyang@groq.com

Ning Ye
Western Digital Corporation
ning.ye@wdc.com

G. Q. (Kouchi) Zhang
Delft University of Technology
g.q.zhang@tudelft.nl

Tieyu Zheng
Microsoft Corporation
tizheng@microsoft.com

Jiantao Zheng
HiSilicon Co., Ltd.
Zheng.jiantao@hisilicon.com

Photonics

Chair
Ajey Jacob
University of Southern California
ajey@isi.edu

Assistant Chair
Richard Pitwon
Resolute Photonics, Ltd.
richard.pitwon@resolutephotonics.com

Ankur Agrawal
Intel Corporation
ankur.agrawal@intel.com

Mark Beranek
Naval Air Systems Command
Mark.Beranek@Navy.mil

Stephane Bernabe
CEA-LETI
stephane.bernabe@cea.fr

Christopher Bower
X-Display Company, Inc.
chris@xdisplay.com

Nicolas Boyer
Ciena Corporation
nboyer@ciena.com

Gordon Elger
Technical University of Applied Science Ingolstadt
gordon.elger@thi.de

Z. Rena Huang
Rensselaer Polytechnic Institute
zrhuang@ecse.rpi.edu

Takaaki Ishigure
Keio University
ishigure@appi.keio.ac.jp

Soon Jang
ficonTEC USA
soon.jang@ficontec.com

Harry G. Kellzi
Micropac Industries
harrykellzi@micropac.com

Sagi Mathai
Hewlett Packard Labs
sagi.mathai@hpe.com

Vivek Raghuraman
Broadcom, Inc.
vivek.raghuraman@gmail.com

Henning Schroeder
Fraunhofer IZM
henning.schroeder@izm.fraunhofer.de

Andrew Shapiro
Proteus Space, Inc.
aashapiro@aol.com

Masato Shishikura
CIG Photonics Japan
masato.shishikura@cigtech.com

Hiren Thacker
Cisco Systems, Inc.
hithacke@cisco.com

Masao Tokunari
IBM Corporation
tokunari@jp.ibm.com

Shogo Ura
Kyoto Institute of Technology
ura@kit.ac.jp

Stefan Weiss
II-VI Laser Enterprise GmbH
stefan.weiss@II-VI.com

Thomas Zahner
OSRAM Opto Semiconductors GmbH
Thomas.Zahner@osram-os.com

Ping Zhou
LDX Optronics, Inc.
pzhou@ldxoptronics.com

Interactive Presentations

Chair
Pavel Roy Paladhi
IBM Corporation
rpaladhi01@gmail.com

Assistant Chair
Kristina Young
kristina.youngfisher@gmail.com

Karan Bhangaonkar
Intel Corporation
karan.r.bhangaonkar@intel.com

Rao Bonda
Amkor Technology, Inc.
rao.bonda@amkor.com

Biao Cai
IBM Corporation
biaocai@us.ibm.com

Mark Eblen
Kyocera International SC
mark.eblen@kyocera.com

Mohammad Enamul Kabir
Intel Corporation
enamul101b@yahoo.com

Ibrahim Guven
Virginia Commonwealth University
iguven@vcu.edu

Alan Huffman
SkyWater Technology
alan.huffman@ieee.org

Amanpreet Kaur
Oakland University
kaur4@oakland.edu

Pradeep Lall
Auburn University
lall@auburn.edu

Jeffrey Lee
iST-Integrated Service Technology, Inc.
jeffrey_lee@istgroup.com

Frank Libsch
IBM Corporation
libsch@us.ibm.com

Michael Mayer
University of Waterloo
mmayer@uwaterloo.ca

Saikat Mondal
Intel Corporation
saikat.mondal@intel.com

Mark Poliks
Binghamton University
mpoliks@binghamton.edu

Patrick Thompson
Texas Instruments, Inc.
patrick.thompson@ti.com

Professional Development Courses

Chair
Kitty Pearsall
Boss Precision, Inc.
kitty.pearsall@gmail.com

Assistant Chair
Jeffrey Suhling
Auburn University
jsuhling@auburn.edu

Deepak Goyal
Intel Corporation
deepak.goyal@intel.com

Lakshmi N. Ramanathan
Meta Platforms, Inc.
laksh_r@hotmail.com

FIRST CALL FOR PAPERS

IEEE 74th Electronic Components and Technology Conference • www.ectc.net May 28 - May 31, 2024 at the Gaylord Rockies Resort & Convention Center, Denver, Colorado, USA

The Electronic Components and Technology Conference (ECTC) is the premier international conference that brings together the best in electronics packaging, components and microelectronic systems science, technology and education in an environment of cooperation and technical exchange. ECTC is sponsored by the Electronics Packaging Society (EPS) of the IEEE. You are invited to submit abstracts that provide non commercial information on new developments, technology and knowledge in the areas including, but not limited to the topics in what follows for each technical program subcommittee of ECTC.

Applied Reliability: Reliability of 2D, 2.5D, Si-bridge, 3D, chiplets, SiP, WLCSP, FOWLP, FOPLP & heterogeneous integration; Interconnect reliability in micro-bump, micro-pillar, Cu-pillar, TSV, TGV, RDL, HDI, stacked-die, hybrid-bond, flip chip & wire bonded packages; Novel reliability test methods, life models, FA techniques & materials characterization; Component and board level reliability in computing, HPC, mobile, networking, automotive, power electronics, harsh/hi-temp environments, IoT, sensors, AI, autonomous vehicles, medical, wearable electronics, LEDs, displays & memory.

Assembly and Manufacturing Technology: Assembly and manufacturing challenges for new markets; Die bonding methods and processes; embedded packaging and modules; Wafer level process/materials technologies; Die and package singulation manufacturing; New & next generation substrates; Smart factory/manufacturing; Design for Manufacturing; Assembly related test/yield hardware development; Integrating advanced thermal solutions in manufacturing; Design/performance, integrating solutions, thermal materials, low stress/high thermal; Process advancements/yield enhancements: Cost of inspection, sampling, metrology, new processes for fine RDL, small via fabrication, transfer/compression/injection mold; Heterogeneous integration and process: chiplets, 3D stacking, bridge technology, large body, warpage management; Shielding/protection technologies and manufacturing.

Emerging Technologies: Emerging, novel and unique packaging and material technologies for: Soft and intelligent packaging; Flexible/stretchable hybrid electronics; Implantable biosensors and bioelectronics; Bio-resorbable packaging; Extreme harsh environment; Nanomanufacturing; Paper sensors/electronics pop-up/origami; MEMS & NEMS; Close-To-Motor high-voltage power electronics; Packaging for wide band gap devices; Anti-tamper, cryptography; Additive manufacturing; Packaging for quantum computing and electro-optical integration; Recyclable and sustainable electronics packaging; AI, ML and computer vision for packaging; Point-of-care diagnostic packaging; Space hardened packaging; Green and sustainable electronics; Net zero strategy/technology.

Interconnections: Interconnection Technology and Processing: Hybrid/direct Cu bonding, fan-out, panel-level, chiplets, SiP, flip-chip, 2.5D/3D, Si/glass/organic interposers, TSV, micro-bump, Cu pillar, wire bonding, thermo-compression bonding, fine-pitch/multi-layer RDL, printable interconnects, flexible substrates, photonic interconnects, quantum interconnects; Interconnection material, characterization and reliability; Conductive/non-conductive adhesives, low temperature solder, underfill, molding compounds, thermal interface materials, thermal/mechanical/electrical tests and reliability; Interconnection physical co-design and architectures for emerging applications- HPC, mobile, 5G, IoT, power and rugged electronics, medical and health, automotive, aerospace, flexible hybrid electronics, micro-LED display.

Materials & Processing: Wafer & panel level packaging materials; Materials for harsh environments; Packaging substrates; Flexible, stretchable, & wearable electronics; Wafer bond/debond materials; TSV; Emerging electronic materials

& processes; Novel solder metallurgies; Dielectrics and underfills; Molding compounds; Thermal interface materials; Advanced wire bonding and conductive adhesives.

Packaging Technologies: Architectures, chiplets, and applications for 2.5 & 3D, TSV & interposer; Advanced flip-chip, SiP, CSP, PoP, MEMS, sensors & IoT; Automotive & power electronics; bio, medical, flexible & wearable packaging; Embedded & advanced substrates; Fan-out, wafer & panel level processes; Heterogeneous integration.

Photonics: Assembly and packaging for all applications that leverage photonics components and circuits. Packaging of Photonics Integrated Circuits (PICs) for telecom, datacom, and 5G; Co-packaged and near-packaged optics; Heterogeneous integration; Artificial intelligence; quantum systems such as processors, sensors, and networks; Medical devices; Automotive/LIDAR; Aerospace, defense, and cryogenic/harsh environment; RF/MW photonics; Free-space optics; AR/VR; WDM, and high power lasers; Micro-LEDs and 3D light-field displays; Imaging and environmental sensors; New materials, connectors; EDA tools, and test methods/equipment.

RF, High-Speed Components & Systems: 5G/6G, IoT, cloud computing, autonomous vehicles, AI/machine learning; Antennas, radars, sensors, power transfer, EM shielding, wired/ wireless communications, RF to THz; Electrical and multi-physics modeling, simulation and characterization of interconnects, components, modules, and heterogeneous integration; Signal/power integrity, and chip/package/board co-design.

Thermal/Mechanical Simulation & Characterization: Thermal/mechanical simulation and characterization at component, board, and system levels for all packaging technologies; Reliability-related modeling including fracture mechanics, fatigue, electromigration, warpage, delamination, moisture, drop, shock and vibration, and modeling for harsh environments (thermal, chemical, etc.); Material constitutive relations; Chip-package interaction for heterogeneous integration, wafer fabrication and package assembly process related modeling; Novel modeling techniques including multi-scale physics, co-design approaches; Quantum computing; Measurement methodologies, characterization and correlations, model order reduction, sensitivity analysis, optimization, statistical analysis; Application of artificial intelligence on modeling, characterization, digital twin; Simulations for virtual release.

Interactive Presentations: Abstracts may be submitted related to any of the already listed topics. Highly encouraged at ECTC, interactive presentations allow for significant interaction between the presenter and attendees, which is especially suited for material that benefits from more explanation than is practical in oral presentations. Interactive presentation papers are published and archived in equal merit with the other ECTC conference papers.

You are invited to visit ECTC's website to submit an abstract in which you describe the novelty, scope, content, and key points of your proposed manuscript. You can also submit an optional supporting figure or data table. Abstracts cannot contain more than 700 words and must be received by October 9, 2023, together with a 50 words (or less) description of its novelty. All abstracts must be submitted electronically at www.ectc.net together with the affiliation, mailing address, business telephone number, and email address of all co-authors with your submission. The authors are notified about the abstract selection outcome by December 15, 2023.

If you have any questions, contact:
Michael Mayer, 74th ECTC Program Chair
University of Waterloo
mmayer@uwaterloo.ca

Professional Development Courses

Proposals are solicited from individuals interested in teaching educational, four-hour long Professional Development Courses (PDCs) on a subset of the listed topics. From proposals

received, 16 PDCs are selected for offering at the 74th ECTC on Tuesday, May 28, 2024.

Each selected course is given a minimum honorarium of \$1,500. In addition, instructors of the selected courses are offered the speaker discount rate for the conference. Attendees of the PDCs are offered Continuing Education Units (CEUs). These CEUs can be recognized by employers as a formal measure of participation and attendance in "noncredit" self-study courses, tutorials, symposia, and workshops.

Using the format "Course Objectives/Course Outline/Who Should Attend," 200-word proposals can be submitted via the ECTC website at www.ectc.net by October 22, 2023. Authors are notified of course acceptance with instructions by December 15, 2023.

If you have any questions, contact:
Kitty Pearsall, 74th ECTC Professional Development Courses Chair – Boss Precision, Inc.
Phone: +1-512-845-3287 • E-mail: kitty.pearsall@gmail.com

CONFERENCE SPONSORS

PLATINUM



amkor.com



aseglobal.com



jcetglobal.com

GOLD



adeia.com



asahi-kasei.com



Atotech
atotech.com/usa



brewerscience.com



cadence.com



ThinkDeca.com



dupont.com/electronic-materials



ers-gmbh.com



evatecnet.com



evgroup.com



henkel-adhesives.com/us/en/
industries/electronics.html



ibm.com/assembly



kla.com



LB Semicon

lbsemicon.com



marvell.com



microcross.com



nepes.co.kr/en



pactech.com



am.resonac.com



semiconductor.samsung.com



spil.com.tw



suss.com



tsmc.com



yieldengineering.com



zeiss.com/microscopy

GALA RECEPTION SPONSOR



kohyoung.com

SILVER

Eat Well, Live Well.



ajinomoto.com



lamresearch.com



mds.umicore.com/en/

CONFERENCE SPONSORS

REGISTRATION SPONSOR



INTERNET SPONSOR



CONFERENCE APP SPONSOR



STUDENT RECEPTION



STUDENT BEST PAPER SPONSOR



BADGE LANYARD



PANEL SESSIONS SPONSORS



REFRESHMENT BREAK



COFFEE CUP SPONSOR



PROGRAM SPONSOR




MEDIA

Official Media Sponsor




Additional Media Sponsors



JW MARRIOTT ORLANDO GRANDE LAKES, ORLANDO, FLORIDA, USA



JW MARRIOTT
ORLANDO GRANDE LAKES®



JW MARRIOTT ORLANDO, GRANDE LAKES
4040 Central Florida Parkway, Orlando, Florida 32837
407.206.2300 jwgrandelakes.com


74TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE

Gaylord Rockies Resort & Convention Center Denver, Colorado, USA May 28 – May 31, 2024



Standing at the edge of the Front Range, Gaylord Rockies Resort & Convention Center showcases the state's alpine charm and offers guests a welcome reprieve from the typical mountain resort stay. From our thrilling Arapahoe Springs Water Park, to an exciting lineup of family-friendly activities and entertainment, there's something for the entire family to enjoy. Guests can explore the beautiful Grand Lodge and its stunning mountain views, five delicious restaurants, bars, the

world-class Relâche Spa, and a state-of-the-art fitness center. For those planning or attending their next meeting or event, the resort features over 500,000 sq ft of flexible meeting space, 1,387 modern guest rooms, and 114 spectacular suites. With a fantastic water park, seasonal events, entertainment, and close proximity to local attractions, Gaylord Rockies Resort is the place where you can enjoy more of everything you love.



CONFERENCE AT A GLANCE

REGISTRATION

Monday, May 29, 2023
3:00 p.m. - 6:00 p.m.

Tuesday, May 30, 2023
6:45 a.m. - 7:45 p.m.*

*(AM PD Courses & Special Session Only)

Wednesday, May 31, 2023
6:45 a.m. - 4:00 p.m.

Thursday, June 1, 2023
7:00 a.m. - 4:00 p.m.

Friday, June 2, 2023
7:00 a.m. - 12:00 Noon

ECTC Registration Desk located across from Mediterranean 3 (lobby level)

ECTC EXHIBITION

Wednesday

9:00 a.m. - 12:30 p.m.

2:00 p.m. - 6:30 p.m.

Reception - 5:30 p.m. - 6:30 p.m.

Thursday

9:00 a.m. - 12:30 p.m.

2:00 p.m. - 4:00 p.m.

Coquina Ballroom

SPEAKER PREPARATION ROOM

Tuesday – Friday

7:00 a.m. – 5:00 p.m.

Brava, lower level

TUESDAY

PDC Instructors and Proctors Briefing & Breakfast

7:00 a.m. – 8:00 a.m.

Cordova 5 & 6

Professional Development Courses (PDCs)

8:00 a.m. – 12:00 p.m.

1:30 p.m. - 5:30 p.m.

See page 8 for locations

IEEE EPS Heterogeneous Integration Roadmap (HIR) Workshop

8:00 a.m. – 4:30 p.m.

Palazzo E

Special Sessions: ECTC Special Session 1

8:30 a.m. – 10:00 a.m.

Palazzo D

ECTC Special Session 2

10:30 a.m. – 12:00 p.m.

Palazzo D

ECTC Special Session 3

1:30 p.m. – 3:00 p.m.

Palazzo D

ECTC Special Session 4

3:30 p.m. – 5:00 p.m.

Palazzo D

Refreshment Breaks

10:00 a.m. – 10:20 a.m.

3:00 p.m. – 3:20 p.m.

Mediterranean & Palazzo Foyers

Lunch

12 Noon – 1:15 p.m.

Mediterranean 4 & 5

ECTC Exhibition Setup

1:00 p.m. – 5:00 p.m.

Coquina Ballroom

ECTC Student Reception

5:00 p.m. – 6:00 p.m.

Outside: Mediterranean 4 & 5
Porte-Cochere

General Chair's Speakers Reception

6:00 p.m. – 7:00 p.m.

Mediterranean 4 & 5

By invitation only

Young Professionals Networking Panel

7:00 p.m. – 7:45 p.m.

Palazzo D

IEEE EPS Seminar

7:45 p.m. – 9:15 p.m.

Palazzo E

WEDNESDAY – FRIDAY Speakers Breakfast

7:00 a.m. – 7:45 a.m.

Palazzo E

Sessions

9:30 a.m. – 12:35 p.m. or

2:00 p.m. – 5:05 p.m.

see pages 10-21 for specifics

Sessions 1, 7, 13, 19, 25, 31

Palazzo D

Sessions 2, 8, 14, 20, 26, 32

Palazzo A & B

Sessions 3, 9, 15, 21, 27, 33

Mediterranean 2 & 3

Sessions 4, 10, 16, 22, 28, 34

Mediterranean 1

Sessions 5, 11, 17, 23, 29, 35

Mediterranean 6

Sessions 6, 12, 18, 24, 30, 36

Mediterranean 7 & 8

Interactive Presentations

10:00 a.m. - 12:00 p.m. or

2:30 p.m. - 4:30 p.m.

see pages 22 - 23 for specifics

Sessions 37 - 41

Palazzo Foyer

Lunch

12:45 p.m. - 1:45 p.m.

Mediterranean 4 & 5

Refreshment Breaks

10:30 a.m. – 11:15 a.m.

3:00 p.m. – 3:45 p.m.

Wednesday & Thursday

Coquina Ballroom

Friday

Mediterranean and Palazzo Foyers

73RD ECTC GALA RECEPTION

Thursday at 6:30 p.m.

Valencia, lower level outside
(Backup Location: Mediterranean 4 & 5)

DAILY MAINSTAGE

ECTC Keynote

Wednesday

8:00 a.m. – 9:15 a.m.

Mediterranean 4 & 5

Diversity and Career Growth Panel Session

Wednesday

6:30 p.m. – 7:30 p.m.

Mediterranean 4 & 5

EPS Plenary Session

Thursday

8:00 a.m. – 9:15 a.m.

Mediterranean 4 & 5

IEEE EPS President Panel

Friday

8:00 a.m. – 9:15 a.m.

Mediterranean 4 & 5

The logo for the Electronic Components and Technology Conference (ECTC) is displayed in white, bold, sans-serif font. The letters 'E', 'C', and 'T' are separated by a wide gap, and the 'C' and 'T' are joined together. The logo is set against a dark blue background with a glowing, circuit-like pattern of lines and dots.

The 2024 IEEE 74th Electronic Components and Technology Conference

May 28 – May 31, 2024

Mark Your Calendars Now!

Gaylord Rockies Resort & Convention Center
Denver, Colorado, USA



Sponsored by



For more information visit www.ECTC.net