

1

# Copper Hybrid Bond Interconnections for Chip-On-Wafer Applications

Tuesday, May 30, 2023, 10:30 a.m. – 12:00 p.m. Chairs: Thomas Gregorich (Infinera) and Chaoqi Zhang (Qualcomm) Moderator: Jan Vardaman (TechSearch International)

> We cordially thank our Special Session sponsor **RESONAC** Chemistry for Change

2023 IEEE 73rd Electronic Components and Technology Conference | Orlando, Florida | May 30 – June 2, 2023

## ECTC 2023 Special Session 2





Chair **Thomas Greaorich** Infinera



Chaoai Zhana Jan Vardaman TechSearch International



Speaker Eric Bevne IMEC



Speaker **Thomas Urhmann** EVG



Chair

Qualcomm

Speaker Chris Scanlan Besi



Speaker Speaker **Kenneth Larsen Synopsis** 



Speaker Intel

Raja Swaminathan AMD



Xavier Brun



As one of the primary building-blocks of IC packages, electrical interconnections are evolving rapidly to address increasing ultra-high bandwidth requirements. Copper Hybrid Bonds deliver the highestdensity chip-to-chip interconnect and are seen as a key enabling technology for ultra-high bandwidth devices/systems such as vertically-stacked chiplets.

This Special Session will explore the applications, requirements, and challenges of Copper Hybrid Bonds (CHB) for Chip-to-Wafer (C2W) applications. Wafer-to-wafer CHB has been in HVM for many years and continues to expand. While C2W is in production, challenges remain. This panel will discuss challenges and solutions for the expanded use of C2W Copper Hybrid Bonds.

2023 ECTC Special Session on Copper Hybrid Bonds



## Copper Hybrid Bond Interconnections for Chip-to-Wafer Applications

#### **Xavier F. Brun**

Intel Corporation, Assembly Test Technology Development Chandler, AZ, United States

Ack. Sai A., Pooya T., Kaladhar R., Adel E., AP&PL Team



2023 IEEE 73rd Electronic Components and Technology Conference | Orlando, Florida | May 30 – June 2, 2023

### Heterogeneous Packaging Requirements

ELECTRONICS PACKAGING SOCIETY





2023 IEEE 73rd Electronic Components and Technology Conference | Orlando, Florida | May 30 – June 2, 2023

## C2W Hybrid Bonding Technology Challenges





### Legal Notices



All product and service plans, and roadmaps are subject to change without notice. Any forecasts of goods and services needed for Intel's operations are provided for discussion purposes only. Intel will have no liability to make any purchase in connection with forecasts published in this document. Code names are often used by Intel to identify products, technologies, or services that are in development and usage may change over time. No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document. Product and process performance varies by use, configuration and other factors. Learn more at www.Intel.com/PerformanceIndex and www.Intel.com/ProcessInnovation.

The products and services described may contain defects or errors which may cause deviation from published specifications. Current characterized errata are available on request. Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

Statements in this document that refer to future plans or expectations are forward-looking statements. These statements are based on current expectations and involve many risks and uncertainties that could cause actual results to differ materially from those expressed or implied in such statements. For more information on the factors that could cause actual results to differ materially, see our most recent earnings release and SEC filings at www.intc.com.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others. This document contains information on products and/or processes in development.



2023 IEEE 73rd Electronic Components and Technology Conference | Orlando, Florida | May 30 – June 2, 2023



# Die-to-Wafer Hybrid bonding Technology Roadmap

Eric Beyne, imec



2023 IEEE 73rd Electronic Components and Technology Conference | Orlando, Florida | May 30 – June 2, 2023

## System-level benefits drive microelectronic scaling

### This is also the Main driver for 2.5D and 3D integration technologies:

- Increasing system complexity
- Increasing need for heterogeneous integration not only SOC
- Increasing die-to-die interconnect data bandwidth:
  - more interconnect channels,
  - higher interconnect speeds per interconnect
- Reducing die-to-die interconnect energy:
  - Shorter distance interconnect
  - Scaled, lower capacitance interconnects
  - Lower voltage

⇒ It is not about the number of interconnects but rather the available (local) interconnect density enabled by interconnect pitch scaling

2



Very high aggregate bandwidth



• Solder µbump technology:  $50 \Rightarrow 25 \mu m$  pitch today

### • Wafer-to-Wafer Hybrid bonding: $10 \Rightarrow 1 \ \mu m$ pitch today





• Solder µbump technology:  $50 \Rightarrow 25 \mu m$  pitch today



• Wafer-to-Wafer Hybrid bonding:  $10 \Rightarrow 1 \ \mu m$  pitch today





• Solder µbump technology:  $50 \Rightarrow 25 \mu m$  pitch today



• Wafer-to-Wafer Hybrid bonding:  $10 \Rightarrow 1 \ \mu m$  pitch today



## Die-to-Die interconnect R&D @ imec



### • Solder µbump technology: 20 $\Rightarrow$ 10 $\Rightarrow$ 7 $\Rightarrow$ 5 µm pitch



### • Wafer-to-Wafer Hybrid bonding: 2 $\mu$ m $\Rightarrow$ 700nm $\Rightarrow$ 500nm pitch



## Die-to-Die interconnect R&D @ **Imec**



### • Solder µbump technology: 20 $\Rightarrow$ 10 $\Rightarrow$ 7 $\Rightarrow$ 5 µm pitch



### • Die-to wafer Hybrid bonding: 10 ${\Rightarrow}5$ ${\Rightarrow}2~\mu m$ pitch

➤Ultra clean dicing

- Post dicing die cleaning
- Ultra-clean, High precision,High UPH D2W placement





### • Wafer-to-Wafer Hybrid bonding: 2 $\mu$ m $\Rightarrow$ 700nm $\Rightarrow$ 500nm pitch



### 3D Interconnect Roadmap – imec R&D & Industry



R&D roadmap 5 to 10 year ahead of industry adoption

LECTRONICS

and Technology Confer

D2W Hybrid bonding will fill the 10 to 1 μm pitch gap between μBump bonding and W2W HB bonding

- W2W HB imec R&D
- W2W HB industry
- ▲ D2W HB imec R&D
- ▲ D2W HB industry
- D2W μBump imec R&D
- $\diamond$  D2W µBump industry

D2W= Die-to-wafer bonding W2W= Wafer-to-Wafer bonding HB= Hybrid bonding

## The 3D Interconnect Technology Landscape

1ec





# **PDF**/SOLUTIONS<sup>TM</sup>

**Confidential Information** 

# **Enabling Robust 3DHI Products:** A Quality and Reliability Perspective

# **Broader 3DHI Challenges**

<ul> <li>Design</li> <li>Architecture exploration</li> <li>Multi-X verification &amp; analysis</li> </ul>	<ul> <li>Manufacturing</li> <li>Chiplet / interconnect / system quality</li> <li>Scalability</li> </ul>		<ul><li>Deployment</li><li>Reliability</li><li>Safety</li></ul>		
SDTCO			Security		
Resiliency					

### **PDF**/SOLUTIONS<sup>™</sup>



# **PDF Capabilities: Hybrid Bonding Use Cases**



Real-time 3DHI operations and test control E142 Single device traceability



End-to-end, anywhere to anywhere, correlation & problem-solving



## R UPB000



+

Characterization Vehicle Infrastructure (probed)



In-circuit sensors and control

Massively parallel characterization of alignment / resistivity / performance ...

PDF/SOLUTIONS

Pre/post-assembly stress Burn-in / in-field aging





# Chip-to-Wafer Hybrid Bonding Opportunities and Challenges

2023 ECTC Special Session on Copper Hybrid Bonds

Chris Scanlan SVP Technology, Besi

### New 3D Chiplet Structures Use Variety of Processes



![](_page_22_Picture_1.jpeg)

### Enables faster, more complex devices with submicron placement accuracy.

+

![](_page_22_Figure_3.jpeg)

![](_page_22_Figure_4.jpeg)

#### **Increased Performance**

- Increased data transfer
- Higher bandwidth
- Higher speed

#### Lower Cost of Ownership

- Higher die yield
- Lower energy per bit
- Lower cost per contact
- Lower heat dissipation

### **Design Flexibility**

- New 3D chiplets
- Fab node optimization
- Customized designs
- Highly configurable

![](_page_23_Picture_1.jpeg)

First high-volume die-to-wafer hybrid bonder In production since Q1 2022 200 nm alignment accuracy At high speed of up to 2000 UPH Designed for use in front-end fab environment Optional cluster line integration via collaboration with AMAT 100 nm accuracy machine available in 2023 Roadmap to 50 nm accuracy

![](_page_23_Picture_3.jpeg)

![](_page_23_Picture_4.jpeg)

Besi

![](_page_24_Picture_1.jpeg)

#### 5/28/2023

Chiplets promise to allow integration of functional blocks from multiple companies into a single device, speeding development and reducing development cost

But several challenges must be addressed to integrate chiplets from different companies:

- Control and compatibility of the bonding surfaces
- Standardization of communication protocols and physical interfaces (e.g. UCIe)
- EDA tools and design flows
- Testability and verification of the individual chiplets and the assembly
- Performance binning and matching
- Yield ownership
- Failure analysis methods and ownership
- Product liability and allocation of risk
- Margin stacking
- Supply-chain management and logistics

![](_page_25_Picture_13.jpeg)

Res

# AMDA

## 3D ADVANCED PACKAGING ENABLING MOORE'S LAW'S NEXT FRONTIER

![](_page_26_Picture_2.jpeg)

HYBRID BONDING COMES ALIVE TO ENABLE THE FUTURE OF HIGH- PERFORMANCE & AI COMPUTING

### **RAJA SWAMINATHAN**

AMD CORPORATE VP ADVANCED PACKAGING LEADER

![](_page_26_Picture_6.jpeg)

AMD together we advance\_packaging

# CAUTIONARY STATEMENT

This presentation contains forward-looking statements concerning Advanced Micro Devices, Inc. (AMD) such as the features, functionality, performance, availability, timing and expected benefits of AMD products; TAM for data center, PCs, embedded and gaming; and technology trends, innovation and roadmaps, which are made pursuant to the Safe Harbor provisions of the Private Securities Litigation Reform Act of 1995. Forward-looking statements are commonly identified by words such as "would," "may," "expects," "believes," "plans," "intends," "projects" and other terms with similar meaning. Investors are cautioned that the forward-looking statements in this presentation are based on current beliefs, assumptions and expectations, speak only as of the date of this presentation and involve risks and uncertainties that could cause actual results to differ materially from current expectations. Such statements are subject to certain known and unknown risks and uncertainties, many of which are difficult to predict and generally beyond AMD's control, that could cause actual results and other future events to differ materially from those expressed in, or implied or projected by, the forward-looking information and statements. Investors are urged to review in detail the risks and uncertainties in AMD's Securities and Exchange Commission filings, including but not limited to AMD's most recent reports on Forms 10-K and 10-Q.

AMD does not assume, and hereby disclaims, any obligation to update forward-looking statements made in this presentation, except as may be required by law.

# **Energy efficiency requires holistic innovation**

- Energy efficiency is the primary limiter. We must innovate in new dimensions:
  - System-level optimizations; Domain-specific heterogeneous architecture
  - Tight integration of compute and memory with chiplet architectures, advanced packaging, new interconnects
  - Leveraging AI holistically

Application Packaging **Energy efficiency** through holistic Software Stack Compute design Interconnect Memory Accelerators

Silicon and Si Stacking

![](_page_28_Picture_6.jpeg)

# **3D ARCHITECTURES** HYBRID BONDING DRIVING MOORE'S LAW SCALING

### Other 3D Architectures

![](_page_29_Picture_2.jpeg)

![](_page_29_Figure_3.jpeg)

### **3D Hybrid Bonding**

> 3X Interconnect Energy Efficiency Compared to Micro Bump 3D

> 15X Interconnect Density Compared to Micro Bump 3D

![](_page_29_Picture_7.jpeg)

# **AMD RYZEN™ 7 7800X3D**

![](_page_30_Picture_1.jpeg)

![](_page_30_Picture_2.jpeg)

8 Cores 16 Threads

![](_page_30_Picture_4.jpeg)

**Processor architecture** 

up to

5.0 GHz

Boost

<sup>up to</sup> 104 MB L2+L3 Cache

120W+ TDP

5nm Technology

# **AMD RYZEN™** 9 7950X3D

Ultimate processor for gamers and creators

![](_page_30_Picture_11.jpeg)

up to	up to	up to	
16 Cores	5.7 GHz	144 MB	120W
32 Threads	Boost	L2+L3 Cache	TDP
ZEN Processor	architecture	5nm Technology	

See endnotes R5K-107, GD-150, RPL-041

AMD together we advance\_packaging

# AND INSTINCT<sup>™</sup> MI300 The world's first data center integrated CPU + GPU

![](_page_31_Picture_1.jpeg)

146B

Transistors

128GB

HBM3

AMD CDNA<sup>™</sup> 3 Unified Memory APU Architecture

![](_page_31_Picture_3.jpeg)

AMD together we advance\_packaging

# **DESIGN AUTOMATION OPPORTUNITIES**

![](_page_32_Figure_1.jpeg)

## MULTI-SCALE DESIGN/PROCESS OPTIMIZATION NEEDED TO MANAGE WARPAGE AND INTERCONNECT RELIABILITY

![](_page_32_Picture_3.jpeg)

## NEXT GEN 3D ARCH REQUIRES NEXT GEN EDA TOOLS

### 1) STANDARDIZE DRC TOOL SET

DRC decks spanning all design components in 2.5D/3D architectures

3) STANDARDIZE FILE FORMATS Create a seamless tool-totool interaction from design to analysis

![](_page_33_Picture_4.jpeg)

2) ENABLE TRUE SILICON-PACAKGE CO-DESIGN Proliferate common tool platform across silicon and package designs

 4) INCREASE TOOL CAPACITY
 EDA tools to stay lockstep with design pin count increases

### EDA TOOL ECOSYSTEM NEEDS TO MERGE SILICON AND PACKAGE TOOLCHAINS

AMD together we advance\_packaging

# **FUTURE OF 3D STACKING**

![](_page_34_Figure_1.jpeg)

### ADVANCED PACKAGING CAN ENABLE INTEGRATION SCHEMES NOT POSSIBLE WITH MONOLITHIC DESIGNS

![](_page_34_Picture_3.jpeg)

![](_page_35_Picture_0.jpeg)

2023 ECTC Panel Discussion

### **D2W Considerations**

![](_page_35_Picture_3.jpeg)

	Hybrid W2W Bonding	Hybrid D2W Bonding	THUN THE TOTAL		
Maturity	Wafer Bonding Equipment and Process are matured since 2010	Process and Equipment maturity is starting to yield but still many difficulties	EVG320D2W throughput range		
Contact Pitch	<pre>&lt;1µm pitch in production &lt;500nm in development </pre>	Currently 9µm pitch in production Roadmap for 2023: 2µm	EVG Gemini FB XT throughput range		
Equipment Capability	Alignment: <50nm (3s) Post Bond Overlay: <75nm (3s)	Alignment: <150nm Post Bond Overlay: ~350nm	<ul> <li>Direct placement throughput mat is impossible to achieve, as pre- processing and die placement sh throughput difference between 2 10x for standard die sizes</li> <li>For small dies of less than 6x6m</li> </ul>		
Die Size	Die Size and Grid Matching required	No limitations in die size and system segmentation			
Segmentation	Each bonding layer consist of one node	Each chiplet can consist of a different node			
Yield	Cumulative yield of each bonded layer	Cumulative yield can be avoided by testing	<ul> <li>D2W bonding cost is strongly increasing</li> <li>W2W bonding can offer improved of</li> </ul>		
Throughput	>25 bonds per hour	Related to chip size and amount of chiplets per system	yield ratio		

### D2W vs W2W Hybrid Bonding

![](_page_36_Picture_2.jpeg)

35 30

10

20

Direct placement throughput matching impossible to achieve, as prerocessing and die placement show a nroughput difference between 2x to 0x for standard die sizes

- or small dies of less than 6x6mm<sup>2</sup> 02W bonding cost is strongly ncreasing
- V2W bonding can offer improved cost / ield ratio

![](_page_37_Picture_0.jpeg)

### D2W Hybrid Bonding | Many ways to succeed...

	Co-D2W	Reconstructed W2W	DP-D2W	SA-D2W
Transfer Method	Collective Bonding (Die Level Bonding)	Reconstructed W2W (Anorganic Fill Process)	Direct placement of activated dies using Flip Chip Bonder	Self Assembly on hydrophilic guiding pads
Pro's	<ul> <li>Proven technology</li> <li>Die Activation and cleaning equivalent to W2W hybrid bonding</li> <li>Oxide management</li> <li>Rework on carrier feasible</li> </ul>	<ul> <li>Proven process</li> <li>High yield, clean process</li> <li>All based on standardized wafer-based manufacturing equipment</li> </ul>	<ul> <li>Versatile method</li> <li>Die thickness invariant</li> </ul>	<ul> <li>Avoids high precision flip chip bonder and potential cost saving</li> <li>Die thickness invariant</li> </ul>
Con's	<ul> <li>Error propagation of D2W + W2W alignment</li> <li>Cost of carrier prep, utilization and clean</li> <li>Die thickness needs to be in narrow range</li> </ul>	<ul> <li>W2W bonding process is heavily impacted by die grid and filling factor between dies</li> </ul>	<ul> <li>Bonding interface needs to be touched</li> <li>Die handling especially for multi die stacks such as SRAM, DRAM</li> <li>Particle management during die placement</li> </ul>	<ul> <li>High precision die preparation using chemical treated zones</li> <li>Dicing potentially affects placement</li> <li>Die strain is affecting self alignment results</li> </ul>
Maturity	Limited volume production proven for several years	Limited volume production	Limited volume production	Experimental results available, Feasibility testing ongoing

Combination of known good dies on carrier with anorganic wafer level pre processing, post processing and W2W bonding

EV Group Confidential and Proprietary	www.EVGroup.com

### **D2W Hybrid Bonding | Process Considerations**

![](_page_38_Picture_1.jpeg)

![](_page_38_Figure_2.jpeg)

Source: ASMPT / EVG Paper "Direct Die to Wafer Cu Hybrid Bonding for Volume Production" - Session 3

www.EVGroup.com

# SYNOPSYS

# C2W Cu Hybrid Bonding Design and EDA Perspective

Abhijeet Chakraborty, VP Engineering, Synopsys Inc/ May 30, 2023

ECTC

## Semiconductor Design Productivity Waves

![](_page_40_Figure_1.jpeg)

# System Optimization

Choice is driven by power/performance/form-factor/cost/time

![](_page_41_Figure_2.jpeg)

2023 ECTC

# Multi-Domain, Multi-Physics Analysis

### **Mechanical Reliability**

![](_page_42_Figure_2.jpeg)

The interface bonding strength between a substrate and a complex material system, such as SiCOH, can be analyzed by molecular dynamics method with Synopsys QuantumATK

![](_page_42_Picture_4.jpeg)

# Scalable Design Closure

Addressing massive systemic complexity of heterogeneous system

![](_page_43_Figure_2.jpeg)

# Manufacturing Ramp and Product Reliability

Synopsys' TestMAX and the SLM Family of products

### Multi-Die System Test & Repair Product Quality (KGD, Package, System)

![](_page_44_Figure_3.jpeg)

Ensure quality with comprehensive test, debug, repair for multi-die systems

Integrated Test for: Multiple Dies, Memories, Interconnects, and Full-system

### Silicon Lifecycle Management E Reliability, Yield, Health

![](_page_44_Figure_7.jpeg)

Failure

Analysis

Enhance multi-die system operational metrics through environmental, structural, functional monitoring

Solution Comprises: Silicon IP, EDA Software, and Analytics Insights

In-Production

Volume Test,

Quality

and Traceability

Test Access	Logic-to- Logic	Logic-to- Memory	Via / Bump / Interconnect	In-Design Power/ Performance Optimization
IEEE 1838	PHY Monitor, Test & Repair	Ext. Memory BIST & Repair	High volume Lane Test & Repair	

6

In-Field

Optimization.

Safety, Security,

Maintenance

# STCO For Design And Process Optimization

Design Kits for Multi-Die Systems

![](_page_45_Figure_2.jpeg)

# C2W Cu Hybrid Bonding: Opportunities and Challenges

![](_page_46_Figure_1.jpeg)

![](_page_47_Picture_0.jpeg)

# Thank You