

The Future of High-density Substrates – Towards Submicron Technology

Tuesday, May 30, 2023, 7:45 p.m. – 9:15 p.m. Chairs: Takashi Hisada (IBM) and Yasumitsu Orii (Rapidus)

We cordially thank our Special Session sponsor



STATE UNIVERSITY OF NEW YORK

ECTC 2023 IEEE EPS Seminar







Chair Takashi Hisada IBM

Chair Yasumitsu Orii Rapidus





Panelist <mark>Yasushi Araki</mark> Shinko





Panelist Madhavan Swaminathan Pennsylvania State University

Panelist **Satoru Kuramochi** Dai Nippon Printing (DNP)



Panelist Griselda Bonilla IBM



Chiplets and Heterogeneous Integration (HI) technologies are expected to drive performance and efficiency enhancement of semiconductor modules while Si scaling is slowing down. One of the key attributes of chiplets and HI technologies is the bandwidth of interconnection between chips within the same package. A very short-distance and high-density interconnection from one chip to another enables high-speed data transmission with low energy loss. High-density chip carrier substrate is the core technology driving the evolution of chiplets and HI technologies.

In this session, we will discuss ultra-fine-pitch substrate technologies towards submicron ground rule for Chiplets and Heterogeneous Integration.

High Density Glass Substrates for Heterogeneous Integration

Madhavan Swaminathan Dept. Head Electrical Engineering William E. Leonhard Endowed Chair Director, CHIMES (an SRC JUMP 2.0 Center) The Pennsylvania State University Emeritus Professor, ECE & MSE, Georgia Tech Former Director, 3D Systems Packaging Research Center (NSF-ERC), Georgia Tech



ECTC Panel May 30, 2023



1

Heterogeneous Integration Options (2D/2.5D/3D)

	2D/2.5D integration						3D Integration	TSV-I	based	Non-TSV
	Silicon			Organic		Glass		3D IC /w TSV [Zhang, et al. '18]	Hybrid Bonding [Chen, et al, '19]	3D Glass Embedding
	TSV Interposer (Martwick, et al, 2016)	Si Bridge (EMIB) (Mahajan, et al, 2019)	Silicon IF (Jangam, et al, 2018)	Organic Interposer (Turner, et al, 18)	Chip-last Fanout (Wang, et al 2019)	Interposer (Mukhopadhyay, et al.				[Ravichandran, et al, '19]
	TSV Interpoer	i Frage Podaya	50 pm 50 pm 20 pm 20 pm 20 pm 20 pm 50 pm 50 pm 50 pm 51 pm 50	Оррис Інтерния Раскаря	Package	'19)				
							Status	Commercial	Commercial	Research
Status	Commercial	Commercial	Research	Commercial	Development	Research	Dielectric Constant	3.9*	3.9*	2.5-3
Dielectric constant	3.9	3.9*	3.9	3.0*	3.2	2.5-3.0	IO pitch	40 µm	10 µm	20 µm
IO pitch	50 µm	45 µm	10 µm	55 µm	40	55 µm	Interconnect length	75 µm*	50 µm*	35-50 μm
Interconnect length	5 mm	5 mm	0.5 mm	6 mm	1 mm	2.5 mm	Interconnect density	625	10000	2500
Interconnect density	250	300	n/a	25	500	250	(IO/mm²)	023	10000	2300
-	IO/mm/layer	IO/mm/layer		IO/mm/layer	IO/mm/layer	IO/mm/layer	V _{swing}	0.7 V*	1 V*	1 V
V _{swing}	1.2 V	1 V	1 V	0.15 V	1 V	1 V		,		50/50f/50f
$R_{on}/C_{Tx}/C_{Rx}(\Omega/F/F)$	39/0.4p/0.4p	50/0.5p/0.5p	30/50f/50f	n/a	50/0.4pF/0.4pF	30/0.3pF/0.3pF	R _{on} /C _{Tx} /C _{Rx} (Ω/F/F)	n/a	n/a	
Data rate/IO	2 Gbps	5 Gbps	4.21 Gbps	20 Gbps	9.5 Gbps	9.2 Gbps	Data rate/IO	1.69 Gbps	n/a	1.86 Gbps
Bandwidth density	500 Gbps/mm	1500 Gbps/mm	1300 Gbps/mm	500 Gbps/mm*	4750 Gbps/mm	2300 Gbps/mm	Bandwidth density	1.76 Tbps/mm ^{2*}	n/a	4.65 Tbps/mm ²
Energy-per-bit	1.025 pJ/bit*	1.2* pJ/bit	0.4 pJ/bit	0.58 pJ/bit	0.78 pJ/bit*	0.36 pJ/bit	Energy-per-bit	76.2 fJ/bit	7 fJ/bit*	11.2 fJ/bit
* Derived metric	* Derived metric						* Derived metric			
						j				

□ Energy-per-bit (EPB) an important metric to achieve energy efficiencies.

Bandwidth density needs to scale to enable communication between logic & memory.

□ Both 2D & 3D Integration necessary for HI.

S. Ravichandran and M. Swaminathan, Chip Scale Review (2022)



ELECTRICAL ENGINEERING AND COMPUTER SCIENCE

ECTC Panel May 30, 2023



Embedded Die Glass Substrates

MS

MS GND

CPW GND

-.4

-.8

ഫ്റ്റ് -1.2

-1.6

-2

0

10

---- Meas x1 4mm (S21)

--- Meas x4 100um (S21)

-2.4

100*um*

20

30

40

Single Back-to-Back Transition

 l_{CPW}

CPW

S21 (dB)

Four Back-to-Back Transitions

50

GHz

60

--- Sim x1 4mm (S21)


--- Sim x4 100um (S21)

Embedded die

Probe pad

Single Back-to-Back Transition

4mm



College of Engineering

Disaggregation &


ELECTRICAL ENGINEERING AND COMPUTER SCIENCE

ECTC Panel May 30, 2023

80


70

90 100




Georgia Tech


Completed single-die test panel GSG structures.



Eight Metal Layer Process for Glass Substrates







Christopher Blancher, Mohanalingam Kathaperumal, Fuhan Liu, and Madhavan Swaminathan, ECTC 2023



ELECTRICAL ENGINEERING AND COMPUTER SCIENCE




Fig. 4. Microvias from M2 to M1 on 8ML panel

ECTC Panel May 30, 2023




Fig. 5. 5 µm half-pitch wiring from M3





Fig. 6. Optical image of 2 µm L/S after seed layer etch

CHIMES Center for Heterogeneous Integration of Micro Electronic Systems

JUMP 2.0 Center @ Penn State (14 Univ. Partners)

Penn State leads semiconductor packaging, heterogeneous integration center



- Center for Heterogeneous Integration of Micro Electronic Systems (CHIMES)
 - Supported by the Semiconductor Research Corporation (SRC)'s Joint University Microelectronics Program 2.0 (JUMP 2.0), a consortium of industrial partners in cooperation with the Defense Advanced Research Projects Agency (DARPA)



https://www.psu.edu/news/engineering/story/penn-state-leads-semiconductor-packaging-heterogeneous-integration-center/




ELECTRICAL ENGINEERING AND COMPUTER SCIENCE

ECTC Panel May 30, 2023



Ultra-dense Heterogeneous Integration Platform – A Futuristic Outlook






AND COMPUTER SCIENCE

ECTC Panel May 30, 2023









www.chimes.psu.edu



ELECTRICAL ENGINEERING AND COMPUTER SCIENCE

ECTC Panel May 30, 2023

CHIMES Center for Heterogeneous Integration of Micro Electronic Systems



Interposers Fabricated using 2-µm-Pitch Semi-Additive Process for Heterogenous Integration

Satoru Kuramochi Dai Nippon Printing (DNP) Co., Ltd., Japan



2023 IEEE 73rd Electronic Components and Technology Conference | Orlando, Florida | May 30 – June 2, 2023






Introduction

- Glass Interposer
- RDL Interposer
 - Summary



RDL and Glass Interposers for Heterogeneous Chiplet-Based Integrations





Products	RDL interposer	Glass interposer
Applications	General purpose PC Mobile Switching, etc.	High-performance A.I. computing Graphics Game, etc.
Advantage	Cost effective	Larger size (>50mm sq.)




2023 IEEE 73rd Electronic Components and Technology Conference | Orlando, Florida | May 30 – June 2, 2023

RDL interposer



Process flow of RDL Interposer

2.5D-RDL Interposer




ND





(b)RDLs formation



(c) Chips mount




(d) Mold on Chips






(e) Release carrier glass





SAP process for fine wiring





300mm x 400mm Glass Panel





2-µm-pitch Cu trace


©Dai Nippon Printing Presented at Pan pacific 2023

2023 IEEE 73rd Electronic Components and Technology Conference | Orlando, Florida | May 30 – June 2, 2023

2-µm-Pitch Cu Traces in HBM I/O Area




Side-wall



- No trace-width shift; any type of failure (trace peeling/deformation) was not detected.
- Trace side-wall with aspect ratio as high as 3, is almost a right angle (90°).





- There was no Cu diffusion for the enhanced RDL sample.
- · The control sample clearly shows that Cu migrated into the polyimide.


©Dai Nippon Printing Presented at Pan pacific 2023


Modeling high frequency transmission





Transmission speed 10Gbps will be used next generations HBM standard















2023 IEEE 73rd Electronic Components and Technology Conference | Orlando, Florida | May 30 – June 2, 2023

Modeling high speed transmission








Model	Eye height(V)	Rising time(psec)		
CPW tanδ=0.002 dielectrics	0.25	16.6		
CPW tanδ=0.02 dielectrics	0.20	28.5		



Simulated Eye Diagram at 32 Gbps






Glass interposer



2.1D-Glass Interposer





2023 IEEE 73rd Electronic Components and Technology Conference | Orlando, Florida | May 30 – June 2, 2023

TGV with 300x400mm Glass Panel



400 mm (a)

(b)


inspection result

(c)

Takano et al., "3D IPD on Thru Glass Via Substrate using panel Manufacturing Technology, " Proceedings International Micro electoonics and Packaging Society 2017. pp. 102

Measurement result of transmission line with TGV





There are difference depend on metalize, However loss are very lower than surface wiring loss.

©Dai Nippon Printing Presented at Pan pacific 2023


2023 IEEE 73rd Electronic Components and Technology Conference | Orlando, Florida | May 30 – June 2, 2023




Glass material property


	Dielectric constant	Dielectric loss
Alkali-free Glass (EN-A1)	5.8	0.006@10GHz
Synthetic fused Quartz Glass (AQ)	3.8	0.0002@10GHz

Conventional glass






Synthetic fused quartz Glass



©Dai Nippon Printing Presented at Pan pacific 2023

Comparison characteristics with interconnection



IEEE ELECTRONICS

SOCIETY

KAGING

The 2023 IEEE 73rd Electronic Components and Technology Conference

©Dai Nippon Printing Presented at Pan pacific 2023

Summary



- Fine wiring L/S=1.0/1.0um demonstrated using Semi-Additive-Process for RDL.
 Excellent transmission characteristics obtain fine pitch area using GSG.
- Low loss types has advantage on the high-speed transmission.

- Three types of TGV were demonstrated and measured high frequency characteristics. All three types, TGV itself are very low loss.
- Quartz glass has a very small insertion loss of -0.23dB at 30GHz.
 Quartz glass has small loss comparing with the alkali-free glass.





Semiconductor Package Development Trends Driving Heterogeneous Integration

~ 2.3D i-THOP[®] : integrated - Thin film High density Organic Package ~

Shota Miki

SHINKO ELECTRIC INDUSTRIES CO., LTD. Research & Development Div.

e-mail:sy.miki@shinko.co.jp



Contents




- Motivation
- Application & Configuration
- 2.3D i-THOP®
 - Structure and Design rules
 - TV Demonstration
 - Electrical Performance
 - Future
- Summary



Motivation

SHINKO






* i-THOP and DLL are registered trademark of SHINKO ELECTRIC INDUSTRIES CO., LTD

Application & Configuration



- ✓ Application: AI, HPC, Networking etc.
- ✓ Expected Configuration: Large sized interposer with increased HBM & Chiplets integration




✓ Further interposer area expansion is expected to improve system performance.
 ✓ Fine and high-density interposer is key technology for interconnecting HBM and Chiplets.



2.3D i-THOP® | Structure and Design rules






" Design and detail dimensions are subject to change."



2.3D i-THOP® | TV Demonstration





Size : 65 x 65 x 1.45 mm

following "die last" assembly.



2.3D i-THOP[®] | TV Demonstration





FC-pad Coplanarity


Sample

HINKO

- Thin organic interposer: 44 x 31 mm
- BU substrate: 65 x 65 x t1.45 mm







 \checkmark FC-pad coplanarity is under 10µm in large and small dies areas.

2.3D i-THOP® | Electrical Performance



HINKO


Coplanar structure wiring model (X-sectional view) Eye pattern Unit (µm) VSS 6.4Gbps 3.2Gbps FL3 Victim FL2 FL1 2 2 2 ✓ L/S=2/2µm 375.00 1.00 125.00 250.00 500.00 625.0 100.00 00 200.00 ✓ 3 routing layers Time [ps] Time [ps] ✓ Line length (Victim) = 4.27mm

 Potential to support HBM2E and HBM3 transmission speeds with good eye pattern was confirmed.



350.0

300.00






2.3D i-THOP[®] | Future



Increase in Thin Film Layer Count

Maximum Interposer stack-up : 6 + 1 (under evaluation)



Build-up substrate 65 x 65 mm

 \checkmark L/S=2/2µm traces and five stacked vias could be formed successfully.




2.3D i-THOP® | Future

HINKO



Large Sized Organic Interposer Development

Maximum Interposer Size : 70x70mm (under evaluation)



Note: Routing area for $L/S = 2/2 \ \mu m$ is within 55 x 55 mm.

✓ 2.3D i-THOP[®] was fabricated using large sized interposer.

2.3D i-THOP[®] | Future



Technology Roadmap

ltem		Design Rule	2022 2023		2024	2025	Equipment dependent *1
Thin film layer	Min. Line/Space	2/2µm	2/2µm		1.5/1.5µm		1/1µm
	Min. Via/Land dia.	12µm/21µm	12µm/21µm		8µm/17µm		5/13µm
	Max. Via dia.	12µm	12µn	n	18	μm	
	Min. FC Pad pitch	40µm	4	0µm		35µm	30µm
Coreless layer	Min. Interposer joint pitch	150µm	15	i0μm		130µm	

" Design and package architecture roadmap targets are subject to change. "

*1 These will require new equipment development. We will consider whether to proceed with development depending on customer needs.





2.3D i-THOP[®] | Future




Fine Design Technology


Fine trace











✓ Process condition is under evaluation for technology roadmap.







- ➤ 2.3D i-THOP[®] targets advanced solutions to current Si interposer technology.
- ➤ 2.3D i-THOP[®] has advantage to die last process because of low coplanarity package structure.
- Good signal integrity to support HBM2E and HBM3 transmission speed was confirmed.
- Shinko continues to develop fine and heigh-density technologies for Heterogeneous Integration.





Thank you for your attention!





1st Level Packaging: Considerations for HPC: A system perspective

Dale McHerron, PhD Sr Manager and STSM, IBM Research


IBM Z System 1st Level Packaging: Single Chip Module (SCM)

SCM Key Attributes:

- Deliver power to CPU (lots!)
- Off Module I/O
- High Reliability
 - Z system: Guaranteed 3s downtime / yr
- Known good substrate
 - Full Test coverage before assembly
 - CPU cost >>>> Substrate cost
- Support Land grid array (LGA)
 - Enable system swap out
 - High Clamping forces
- Support Thermal Solution




Z15 Heatsink




Z15 SCM (2019)





IBM Z16 packaging: Dual chip module on organic substrate






300mm wafer w/ IBM Telum Processor: 7nm technology, 8 cores, 5+ GHz, 256MB L2 cache and AI accelerator





Dual chip module 2chips, 512 MB L2 cache, >500W/chip 4 socket drawer 4 DCMs, 2GB L2 Cache

Chiplet Platform for HPC & AI



What's needed From the Package:

- Interfaces between components
 - High bandwidth (Gbps/mm)
 - Energy-efficient (pJ/bit)
 - Area-efficient (Gbps/mm²)
 - Standards to allow connectivity between wide variety of components

Technology Elements

- Scaled interconnects
- Fine pitch wiring
- Power Delivery
- Large(r) form factors

Packaging Considerations for HPC

✓ Low volume

✓ High complexity

✓ Expensive


✓ High reliability / long lifetime

Silicon:

- Continue to innovate on chiplets and connectivity
 - 3DI, bump scaling, hybrid bonding, interfaces, Si partitioning

HDI:

- Leverage Si fab capabilities
 - Drive density scaling
 - Utilize existing infrastructure / technology
- Continue to innovate
 - Interposers, bridges, FO, RDL, etc
- Enable customization at this level
 - Address application specific PI / SI requirements



Substrate:

- Drive standards to minimize product mix
- Innovate on new technologies