62nd ECTC – San Diego, CA: May 29 – June 1, 2012

Coreless Packaging Technology

for High-performance Application

Yuji. Nishitani SONY Corp Advanced LSI Assembly Product Department Analog LSI Bussiness Division Semiconductor Business Group

Yuji. Nishitani@jp.sony.com



May 29-June 1, 2012





Yuji. Nishitani

-2-







SONY's Coreless Package Status

Started Mass-Production for CPU application (CELL) with Coreless Substrate from April/2010.

Accumulative shipments of Coreless Package ; Over 10 million



May 29-June 1, 2012

Yuji. Nishitani

Assembly Yield ; >99.9%





May 29-June 1, 2012





Where "Coreless" used for?



Summary of Advantage and Disadvantage

Good electrical property, low cost and high wiring-ability by eliminating of core process

> Enhanced assembly technique is needed because of low rigidity

Disadvantage
✓ Bad chip joint yield in a current
assembly process because warpage
control is difficult
✓ Laminate chipping is occurred
easily
✓ New manufacturing infrastructure
for coreless packaging is necessary



May 29-June 1, 2012





May 29-June 1, 2012



Advantages in Electrical Design

(PTH: Plated Through Hole)

Wiring Capability

- Non-PTH structure allows direct signaling, and full-layer signaling.

High PI Performance

- Non-PTH PDN remarkably reduces AC impedance.

High SI Performance

- Coreless signal wiring avoids big return loss at PTHs.



May 29-June 1, 2012

Wiring Capability

Build-up Package

- You must make fan-out region to fit the C4/line pitch into the big PTH pitch...



Coreless Package

- Direct signaling is available.
- All layers can be used as signal layer.

Designer can use the wiring area with maximum efficiency.



SO



May 29-June 1, 2012

High PI Performance



High PI Performance

> AC Impedance Improvement (Substrate + decap)

- Coreless package has 25% advantage compared to cored package.
- AC noise becomes lower, then results in system voltage & power reduction.



High SI Performance

> Where Coreless can contributes?

- In FC-BGA, the big two of Z0 mismatch points at signal transmission are PTH & ball.
- We cannot remove both of them, but we can remove one of them: PTH.





May 29-June 1, 2012

Yuji. Nishitani

SO

High SI Performance

Coreless substrate is potentially the widest bandwidth substrate structure.







May 29-June 1, 2012



Problem for Assembly

1. Warpage



Warpage value ; 104µm

Warpage value ; 354µm

SON



May 29-June 1, 2012

Problem for Assembly

2. Warpage behavior at high temperature (1)





180C

X (pixels)









210C



250C



*Chip attach area warpage

SON

The 62nd Electronic Components and Technology Conference

May 29-June 1, 2012

Yuji. Nishitani

-18-

Solution

To solve disadvantages of coreless, enhanced assembly process is applied

- Warpage ; Clumping jig is applied for chip attach process <u>Key point</u>
 - Jig material (Stiffness property, CTE, Flatness)
 - Clumping force
 - Clumping position

Laminate chipping ; Optimization of machine condition

Package co-planarity ; Enhanced lid attach process



Solution



May 29-June 1, 2012

The 62nd Electronic Components and Technology Conference

Yuji. Nishitani

-20-

Package Co-planarity



The 62nd Electronic Components

and Technology Conference





May 29-June 1, 2012

Yuji. Nishitani



-22-

Thank you



May 29-June 1, 2012

Yuji. Nishitani



-23-