

## 3D-ICs: Advances in the Industry





**Suresh Ramalingam**

**Advanced Packaging, Xilinx  
2100 Logic Drive, San Jose, 95124**



# Outline

- 3D IC Background
- 3D IC Technology Development
- Summary
- Acknowledgements



Stacked **Silicon Interconnect Technology** refers to Xilinx 3D solutions

# 3D IC Background

# Technical Challenges & Costs Are Growing

Our visibility always ~10 yrs - need broad exploration

**TECHNOLOGY GENERATION**

45nm 2007    32nm 2009    22nm 2010

MANUFACTURING → DEVELOPMENT

• Silicon lattice is ~ 0.35nm  
10 lattice

IBM Systems and Technology Group

## Is there a Problem ?

### Pricing: X'over on Transistor Cost

45 nm	32 nm	22 nm	14 nm	10 nm
Immersion (ArFi)	2 <sup>nd</sup> Generation Immersion	3 <sup>rd</sup> Gen ArFi w/ Source Mask Optimization (SMO)	4 <sup>th</sup> Gen ArFi w/ SMO & Double Patterning (DPL)	5 <sup>th</sup> Gen ArFi w/ Multilayer Patterning or EUV

IBM

- Process Complexity has increased node to Node (This is not atypical)
- But ...
- Technical barriers have precluded new Lithographic solutions such as EUV
- This leads to extremely complex patterning solutions
- Net: neither per wafer nor per gate showing historical cost reduction trends


GSA Silicon Summit 2012 (S.S. Iyer)    © 2012 IBM Corporation

- Process Technology Path Below 10nm is unclear
- Cost Reduction Slowing from Complexity / Investment Increases
- Cost Per Wafer & Cost Per Gate Deviating from Historical Reduction

# 3DIC Extends Moore's Law

## Cost Comparison: Monolithic vs. Multi-Die

*"Moore's Law is Really About Economics"* – Gordon Moore



# Design Rule Comparison


Design Rules for Die to Die interconnection	MCM (Substrate)	MCM with Silicon Bridge	Silicon Interposer (65 nm BEOL)	WLFO / Organic Interposer
Minimum Bump pitch (um)	150 (C4)	150 (C4) 40 (u-bump) bridge	< 40 (u-bump)	40 um RDL pad pitch
Via size / pad size (um)	60 / 90	0.4 / 0.7	0.4 / 0.7	10/30
Minimum Line & Space (um)	15 / 15	0.4 / 0.4	0.4 / 0.4	3 / 3
Metal thickness (um)	10	1	1	2-5
Dielectric thickness (um)	30	1	1	< 5
# of die-to-die connections per layer + GND shield layer (2L)	100's	10,000's	10,000's	1000's
Minimum die to die spacing (um)	4000	Bridge ~ 2500	150	< 250
# of High density layers feasible	Not a limitation	Not a limitation	Not a limitation	1-3L layers
Die Sizes for assembly and # of assemblies	Not a concern	Size & # limitation?	Not a concern	Size limitation?

➤ **Xilinx pursuing Silicon Interposer for design rule density, BW and lower power – e.g. die partition**

# Supply Chain

➤ TSMC CoWoS in production

➤ Ready to UMC/SPIL as additional source. Completed technology qualification



# Xilinx 28nm 3DIC – Huge Leap in Innovation




**Earth**

**Area: ~500 Million km<sup>2</sup>**

**Population: ~6.8 Billion People**

**Oceans: 5**



**Virtex-7 2000T**

**Interposer Area: ~775 mm<sup>2</sup>**

**Population: ~6.8 Billion Transistors**

**Chips: 5**

**➤ 136 Patents Awarded Worldwide**

**➤ 226 Pending Applications Worldwide**



# 3D IC Technology Development


# Critical Challenge: Warpage Control

## ➤ CoWoS Technology

- Top dies are attached to full-thickness interposer wafers thus getting around the thin interposer warpage and poor micro-bump joining problem



## ➤ Reconfigurable CoW (rCoW) Technology

- Xilinx patent issued worldwide (US/TWN/CN/EU/IND/JPN/KR)
- Release layer approach that withstands reflow & maintains low warpage



## Warpage control


Keep warpage below <10um over entire temp range




# HTS Aging Reliability Issue

- **Voiding or crack in micro-joint during long term stress (HTS in particular)**
  - Due to limited Sn source and its dual consumption rate from top and bottom pad.
- **Resolution : Heavy Cu doping into LF solder cap (with Ni barrier layer)**
  - Take advantages of ductile IMC (Cu-Sn) and slower IMC reaction (Ni with Cu-Sn IMC)
  - Passed 3X reflow + 150°C aging condition for > 1000 hrs
  - **Xilinx X-4281 patent pending**


## Diffusion flux model of inter-diffusion



## HTS aging performance



\*Reference images (from no-doping u-bump)






# Summary

- Economic and technology forces are aligned to enable 2.5D/3D stacking


## STACKONOMICS



- TSV and 3D stacking already deployed in Smartphones, High end FPGAs & Servers



- The “end game” will see three distinct technologies: Logic, Memory, Analog



# Acknowledgements

## ➤ Xilinx

- R&D, NPI & Operation Teams

## ➤ Partners

- TSMC R&D and Production Teams for FPGA, CoWoS
- UMC for Interposer
- SPIL R&D for MEOL and Advanced Packaging
- Fujitsu Interconnect Technology for High Speed Substrates