



Prospect for the memory Packaging technology



Nam-Seog Kim, Ph.D.

Vice President,
P&T Technology Group
SK hynix Inc.






Agenda

- 1. Electronic Packaging Trend**
- 2. Memory Packaging Roadmap**
- 3. Innovative Packaging Technology**
 - Package
 - Process
 - Material
- 4. Conclusion**

Electronic Packaging Development Trend

Packaging technology is developing to compensate the technology gap between Si and PCB tech.




[Source] Yole Development

- Bridging the gap between Si and PCB process capabilities
 - High I/O & speed : PGA → FBGA → Flip Chip → WLP/TSV
- Improvement by the high functionality of IT application
 - High Density & Functionality, High thermal dissipation.

Memory Packaging Roadmap

Flip chip and TSV/WLCSP are promising technologies to satisfy faster speed, wider bandwidth and smaller/thinner package



*EMI: Electro Magnetic Interference
 **FOWLP: Fan-out Wafer Level Package
 ***SiP: System in Package




Innovative Packaging Technology - Package

① Package Stack

AP & Memory package stack is widely being used.

PoP (Package on Package)

- Mobile Application: AP + Memory
- Top/Bottom PKG Warpage Control




Innovative Packaging Technology - Package

② Chip Stack (Planar)



Planar chip stack is driven by low cost and high density requirement
2.5D SiP is a suitable solution to place memory dies near SoC

Planar Stack Package

- BOC/Flip chip planar DDP(Dual Die Package)




- Pinwheel package
 - Thin Profile
 - Improve Signal Integrity





2.5D SiP

- SoC + 2/4/8 HBMs(High Bandwidth Memory) on interposer
- Various structures : CoCoS, CoWoS (TSMC), EMIB (Intel)



Source : AMD




Innovative Packaging Technology - Package

② Chip Stack (Vertical)


Conventional chip stack using wiring and TSV chip stack are implemented

Wire Interconnection


- MCP (Multi Chip Package)



- UFS (Universal Flash Storage)




- CoC (Chip on Chip)




TSV Interconnection

- 3DS



- HBM (High Bandwidth Memory)




Innovative Packaging Technology - Package

③ Fan out package


FOWLP is a promising solution, but cost reduction is needed.

Market Driver for Fan-out



Fan-out Packaging for SiP

- PoP Bottom Package with Logic (Mobile AP)
 - TSMC InFO¹
 - Amkor SLIM² & SWIFT³
 - SPIL SLIT⁴



*Source: <http://gigglehd.com/zbxe/14078384>

¹InFO (Integrated Fan Out Wafer Level PKG), ²SLIM (siliconless integrated module),
³SWIFT (Silicon Wafer Integrated Fan-out Tech.), ⁴SLIT (Silicon-less Interconnect Tech.)


Innovative Packaging Technology - Package

③ Fan out package

FOWLP is a promising solution, but cost reduction is needed.


Cost Reduction Challenges for FOWLP

- High Packaging Cost
- Cost Reduction by Panel Level Packaging



Hurdle of FOPLP


- Yield
 - Warpage Control
 - Die Bonding Accuracy
 - Panel Handling
- Infra Investment



Conclusion

SK hynix is leading new and advanced memory package development against diverse and rapidly changing circumstances of semiconductor industry

World Wide 1st



24Stack 1.4T NAND
-World Wide 1st
(M/S, 2007.9)



2GB DDR2 Wafer Level
Package Memory Module
-World Wide 1st (2007.1)

2007

2008


8Stack NAND
-World Wide 1st
(C/S, 2008.12)



4GB DDR2 Wafer Level
Package Memory Module
-World Wide 1st (2008.12)

2010

2Stack Wafer level
Package using TSV
-World Wide 1st
(E/S, 2010.3)




2011

40 nm 2Gb DDR3
8stack using TSV
-World Wide 1st
(E/S, 2011.3)




2012

WIO1 4KGSD
-World Wide 1st
(E/S, 2012.11)




2013

16mKGSD using TSV
-World Wide 1st
(M/S, 2013.09)




WLCSP 0.37T
-World Wide 1st
(E/S, 2013.9)



64GB DDR4
Module using TSV
-World Wide 1st
(2013.9)



2014

29 nm HBM1
5mKGSD using TSV
-World Wide 1st
(C/S, 2014.9)



128GB DDR4
Module using TSV
-World Wide 1st
(2014.3)

WIO2 Mobile DRAM
(4x Faster) using TSV
-World Wide 1st(2014.9)




16Stack NAND 0.9T
using 15um Chpn
-World Wide 1st
(E/S, 2014.9)

2015



128GB LRDIMM
Module using TSV
-World Wide 1st
(Validated 2015.11)

2016



3DS for 64GB/128GB
RDIMM

 Conventional PKG
 Wafer Level PKG (WLP, TSV)

10

10101010

Thanks for Your Time