
Panel Fan-Out Manufacturing: Why, When, and How?



Rolf Aschenbrenner
Deputy Director
Fraunhofer IZM, Berlin

Panel Level Packaging is not a geometrical extension


Silicon Scaling ≠ Package Scaling



Solution for SiP???? - Focus on system-level-scaling




Heterogeneous integration for SiP using Embedding





Panel Level is: The intelligent combination of Wafer Level Processing and PCB Processing





Fraunhofer IZM has formed a consortium for Panel Level Packaging

Goal is to drive Panel Level FO-WLP to a similar performance as WLP but at lower cost







