ADVANCED PACKAGING IN THE NEW WORLD OF DATA

BABAK SABI CORPORATE VICE PRESIDENT DIRECTOR OF ASSEMBLY AND TEST TECHNOLOGY DEVELOPMENT INTEL CORPORATION

THEMES

The World Is Becoming More And More Dependent On Data

 Processing Ubiquitous Data Is Heavily Dependent On Advances In System Compute & Comms

- Advances In Systems Performance Require
 - High Bandwidth & Low Power Data Pipes Only Available On "Heterogeneous Integration" on Advanced Packages

THE AGE OF DATA

BY 2020





AS DATA DEMANDS GROW... Greater computing performance and faster, wider data pipes required

Projected Supercomputer Performance



Projected Growth in Comms Datarate



Source: Top500.org

Source: https://itblog.sandisk.com/cpu-bandwidth-the-worrisome-2020-trend/

System Designers Continue to "Raise the Bar" for Overall Performance

ON-PACKAGE HETEROGENEOUS INTEGRATION IS CRITICAL



PCB Integration

- Limited Interconnect Density → Limited BW
- Long Interconnects → Increased Power
- Large Form Factor



On-Package Integration

- Lower Power
- Higher Bandwidth
- Heterogeneous Integration of Multiple Nodes, Multiple IP, & Multiple Functions

ON-PACKAGE VS. OFF-PACKAGE INTEGRATION



HBM

- Total Capacity 4GB (1GB each) •
- Data rate 1 2Gb/s •
- Total BW (128-256) GB/s •
- IO Power Efficiency (Energy/bit) 1X •

http://www.memcon.com/pdfs/proceedings2015/MKT105 SKhynix.pdf https://www.micron.com/~/media/documents/products/technical-2. note/dram/tned02 gddr5x.pdf



- ٠
- Data rate 12Gb/s ۲
- Total BW 192 GB/s ۲
- IO Power Efficiency (Energy/bit) (1.75 3)X•

On Package Integration is More Compact, Lower Power & Higher BW

ON-PACKAGE SIGNALING

 Advanced packaging technologies can provide tremendous bandwidth density with affordable power consumption

 Improved dielectrics needed to enable higher data rates





Fig. 2. Measured transceiver power efficiency for [2] (5-15Gb/s) and [6] (20Gb/s) across similar channels.

Advanced packages with simple I/O circuits

F. O'Mahony et al., "The future of electrical I/O for microprocessors," in Proc. IEEE Symp. VLSI Design Automation and Test (VLSI-DAT), Apr. 2009, pp. 31–34.

TODAY'S MULTI-CHIP PACKAGING SPECTRUM



Many Package Options Exist!! Designers Pick the Optimal Solution for a Specific System

INTEL'S MOST ADVANCED HETEROGENEOUS INTEGRATION TODAY

EMIB Provides a cost effective, localized high density, ultra-high Bandwidth/Low Power Interconnect Solution





ADVANCED MULTI-CHIP PACKAGING



Key Feature Scaling Metrics:

- IO/mm/Layer (Escape Density)
- IO/mm² (Die Area)

Package Feature Scaling Must Always keep up with Silicon Scaling

DIRECTIONS FOR HETEROGENEOUS PACKAGING IN THE FUTURE



Traditional MCP 10's of IO/mm ~100 Gb/s BW

Die-Package Interconnect Pitch ~100µm

Substrate Technology – Advanced Laminate Assembly Technology – Reflow CAM Test Technology – Array Sort Probing State of the Art MCP 100's of IO/mm ~500 Gb/s BW

Die-Package Interconnect Pitch ~50µm

Substrate Technology – EMIB, (Si Int + Laminate) Assembly Technology – TCB Test Technology – Array Sort + Self Test The Future of MCP's 1000's of IO/mm 1+ Tb/s BW

Die-Package Interconnect Pitch ~10µm

Substrate Technology – TBD Assembly Technology – TBD Test Technology – TBD

Industry is Challenged to Invent New Solutions for Ultra-high Density Multi-Chip Packaging

PACKAGE TECHNOLOGY WILL BECOME MORE WAFER FAB-LIKE



Achieving Interconnect Densities to Support 1+ TB/s on-Package Interconnects Will Require Novel Substrate and Assembly Capabilities

MULTI-CHIP PACKAGES WILL HAVE TO ADDRESS OTHER CHALLENGES







•

Introduction of FIVR with package inductors helps current demand Improved Inductors Needed

Package

Improved Thermal Interface Materials (TIMs) and Interface Control Needed for MCPs

A COMPREHENSIVE TEST STRATEGY NEEDED FOR HIGH YIELD MANUFACTURING Package Test

Data analytics for Die to Product Targeting



Known Good Die Test

- Binned, Stressed, Low DPM
- Die, Die stacks, WLP, etc
- Internal and external sourcing

High Yield Packaging

- Substrate test, component test

- Integrated test coverage

- Inline metrology
- Process controlled assembly

IN CONCLUSION

- Heterogeneous On-Package Integration is a Critical Enabler for the "Age of Data"....Key advantages
 - High Interconnect Density
 - High Bandwidth
 - Compact Integration of Multiple Nodes, Multiple IP, Multiple Functions
- As a community we need to focus on delivering
 - Increasingly High Density Interconnect
 - Power efficient Signaling
 - Efficient Power Delivery
 - Improved MCP Thermals
 - A Comprehensive Test Strategy for High Yield Manufacturing