Advance Program & Registration



May 28 - May 31, 2019

The Cosmopolitan of Las Vegas Las Vegas, Nevada, USA

For more information, visit: www.ectc.net

Program Supported by:











INTRODUCTION FROM THE IEEE 69TH ECTC PROGRAM CHAIR NANCY STOFFEL

The 69th Electronic Components and Technology Conference (ECTC)
The Cosmopolitan of Las Vegas, Las Vegas, NV USA • May 28 - May 31, 2019



On behalf of the Program and Executive Committees, it is my pleasure to invite you to IEEE's 69th Electronic Components and Technology Conference (ECTC), which will be held at The Cosmopolitan, Las Vegas, Nevada, USA from May 28 - 31, 2019. This premier international annual conference, sponsored by the IEEE Electronics Packaging Society (EPS), brings together key stakeholders of the global microelectronic

packaging industry, such as semiconductor companies, foundry and OSAT service providers, equipment manufacturers, material suppliers, research institutions and universities, all under one roof. More than 1,400 people have attended ECTC in each of the last three years.

At the 69th ECTC, more than 360 technical papers are scheduled to be presented in thirty-six oral sessions and five interactive presentation sessions, including one interactive presentation session exclusively featuring papers by student authors. The oral sessions will feature selected papers on key topics such as wafer-level and fan-out packaging, 2.5D, 3D and heterogeneous integration, interposers, advanced substrate, assembly, materials modeling, reliability, packaging for harsh conditions, power packaging, interconnections, packaging for high speed and high bandwidth, photonics, flexible and printed electronics. Interactive presentation sessions will showcase papers in a format that encourages more in-depth discussion and interaction with authors about their work. Authors from over twenty countries are expected to present their work at the 69th ECTC, covering ongoing technology development within established disciplines or emerging topics of interest for our industry such as additive manufacturing, heterogeneous integration, flexible and wearable electronics.

ECTC will also feature six special sessions with invited industry experts covering several important and emerging topic areas. On Tuesday, May 28 at 10 a.m., W. Hong Yeo and Mikel Miller will chair a special session covering "Transient Electronics: A Green Revolution for Packaging." On the same day at 2 p.m., Rena Huang and Soon Jang will chair a session titled "Photonics on the Cutting-Edge of Technology Evolution." Tuesday evening will also include the ECTC Panel Session at 7:30 p.m. chaired by IEEE EPS President Avi Bar-Cohen and Karlheinz Bock, where young researchers will share their visions of future packaging technologies and participate in discussions with experts in the field.

This conference will feature a Women's Panel and Reception, jointly organized by ECTC and ITherm, on Wednesday, May 29, 2019 at 6:30pm. This year, panelists will share their perspectives on effective programs and strategies to enhance the participation of women in engineering throughout career progression, from the university to the executive suite. The panel will be chaired by Kristina Young-Fisher and Cristina Amon. On the same day at 7:30 p.m., Tanja Braun will chair the ECTC Plenary Session titled "Sensors and Packaging for Autonomous Driving." In this plenary session, experts will

address the challenges and demands for sensors and packages for autonomous driving along the value chain. On Thursday, May 30 at 8 p.m., the IEEE EPS Seminar entitled "Roadmap of IC Packaging Materials to Meet Next-Generation Smartphone Performance Requirements" will be moderated by Yasumitsu Orii and Sheigenori Aoki.

Supplementing the technical program, ECTC also offers Professional Development Courses (PDCs) and Technology Corner exhibits. Co-located with the IEEE ITherm Conference this year, the 69th ECTC will offer eighteen PDCs, organized by the PDC Committee chaired by Kitty Pearsall and Jeffrey Suhling. The PDCs will take place on Tuesday, May 28 and are taught by distinguished experts in their respective fields. The Technology Corner exhibits will showcase the latest technologies and products offered by leading companies in the electronic components, materials, packaging, and services fields. More than one hundred Technology Corner exhibits will be open Wednesday and Thursday starting at 9 a.m. ECTC also offers attendees numerous opportunities for networking and discussion with colleagues during coffee breaks, daily luncheons, and nightly receptions.

Whether you are an engineer, a manager, a student, or an executive, ECTC offers something unique for everyone in the microelectronics packaging and components industry. I invite you to make your plans now to join us for the 69th ECTC and be a part of all the exciting technical and professional opportunities. I also take this opportunity to thank our sponsors, exhibitors, authors, speakers, PDC instructors, session chairs, and program committee members, as well as all the volunteers who help make the 69th ECTC a success. I look forward to meeting you in Las Vegas, Nevada May 28 –31, 2019.

Nancy Stoffel 69th ECTC Program Chair General Electric Research Email: nstoffel | 194@gmail.com

III dex	
ECTC Registration	3, 32, 33
General Information	3
Hotel Information	3, 32
Conference Overview	4
2019 Photonics Special Session	5
2019 ECTC Special Session	5
2019 ECTC Panel Session	5
2019 ECTC Plenary Session	5
ECTC/ITherm Young Professionals Panel & Reception	5
ECTC Luncheon Keynote Speaker	6
2019 IEEE EPS Seminar	
2019 ECTC/ITherm Women's Panel and Reception	6
ECTC Luncheon Keynote Speaker	
Luncheons and Receptions	
Executive and Program Committees	8-9
Professional Development Courses	
Area Attractions	
Program Sessions	
2019 Technology Corner Exhibits	

Index

69th ECTC ADVANCE REGISTRATION

Advance Registration

Online registration is available at www.ectc.net. For more information on registration rates, terms, and conditions see page 32.

Register early ... save US\$100 or more! All registrations received after May 2, 2019 will be considered Door Registrations. Those who register in advance can pick up their registration packets at the ECTC Registration Desk on the 4th floor in the Belmont Commons.

On-Site Registration Schedule

Registration will be held on the 4th floor in the Belmont Commons.

Monday, May 27, 2019 3:00 p.m. – 5:00 p.m. Tuesday, May 28, 2019 6:45 a.m. – 5:00 p.m.*

*6:45 a.m. – 8:00 a.m.: Moming PDCs & moming ECTC Special Session only

Wednesday, May 29, 2019 6:45 a.m. – 4:00 p.m. Thursday, May 30, 2019 7:30 a.m. – 4:00 p.m. Friday, May 31, 2019 7:30 a.m. – 12:00 Noon

The above schedule for Tuesday will be rigorously enforced to prevent students from being late for their courses.

General Information

Conference organizers reserve the right to cancel or change the program without prior notice. The meeting spaces within the Cosmopolitan of Las Vegas, as well as the ECTC, are both smokefree environments.

Loss Due to Theft

Conference management is not responsible for loss or theft of personal belongings. Security for each individual's belongings is the individual's responsibility.

ITherm 2019

ITherm will be co-located with ECTC 2019 at The Cosmopolitan of Las Vegas. For more information on ITherm conference details, please visit their website at: https://www.ieee-itherm.net/itherm/conference/home

ECTC Sponsors

With 68 years of history and experience behind us, ECTC is recognized as the premier semiconductor packaging conference and offers an unparalleled opportunity to build relationships with more than 1,500 individuals and organizations committed to driving innovation in semiconductor packaging.

We have a limited number of sponsorship opportunities in a variety of packages to help get your message out to attendees. These include Platinum, Gold, Silver, Program, and several other sponsorship options that can be customized to your company's interest. If you would like to enhance your presence at ECTC and increase your impact with a sponsorship, please take a look at our sponsorship brochure on the website www.ectc.net under "Sponsors."

To sign-up for sponsorship or to get more details, please contact Wolfgang Sauter at wsauter 20@gmail.com or +1-802-922-3083.

Hotel Accommodations

Rooms for ECTC attendees have been reserved at The Cosmopolitan of Las Vegas. The special conference rate for a single/double occupancy room is:

US\$166.00 per night

This price includes single or double occupancy in one room. There will be an upcharge of \$30 per person if occupancy includes more than two individuals.

Please note these rooms are on a first come, first served basis. If the conference rate is no longer available, attendees will be offered the next best price available.

Room reservations must be made through our website at http://www.ectc.net/location/index.cfm or directly with the hotel. The conference rate of \$166.00/night is available until April 26, 2019, or until the room block runs out, whichever comes first. All reservations made after the cutoff date of April 26, 2019 at 5 p.m. Pacific Time, or after the room block is filled, will be accepted on a space and rate availability basis. If you need to cancel a reservation, please do so AT LEAST 5 days before arrival for a full refund. Each hotel guest is subject to all hotel rules and regulations. Check-in time: 3 p.m. & check-out time: 12 noon local time.

Note about Hotel Rooms

Attendees should note that only reputable sites should be used to book a hotel room for ECTC. Be advised that you may receive emails about booking a hotel room for ECTC from third-party companies. These emails and sites are not to be trusted. The only formal communication ECTC will convey about hotel rooms will come in the form of ECTC e-blasts or ECTC emails from our Executive Committee. ECTC's only authorized site for reserving a room is through our website (www.ectc.net). You may, however, use other trusted sites that you have personally used in the past to book travel. Please be advised, there are scam artists out there, and if it's too good to be true, it likely is. Should you have any questions about booking a hotel room, please contact ECTC staff at: Irenzi@renziandco.com

Transportation Services

There is no complimentary transportation to and from the airport to The Cosmopolitan of Las Vegas. Please check with the service desk at the airport on the various forms of transportation including taxis, buses, and private car services.





CONFERENCE OVERVIEW

May 28, 2019 **Morning Professional Development Courses** 8:00 a.m. - 12:00 p.m.

- I. Achieving High Reliability of Lead-Free Solder Joints - Materials Considerations
- 2. Introduction to Fan-Out Wafer Level Packaging
- 3. Fundamentals of Glass Technology and Applications for Advanced Semiconductor Packaging
- 4. Moore's Law for Packaging to replace Moore's Law for ICs
- 5. Polymers and Nanocomposites for Electronic and Photonic Packaging
- 6. Fundamentals of RF Design and Fabrication Processes of Fan-Out Wafer/Panel Level Packages and Interposers
- 7. Solving Package Failure Mechanisms for Improved Reliability
- 8. Characterization of Advanced EMCs for FO-WLP, Heterogeneous Integration, and Automotive Electronics
- Integrated Thermal Packaging and Reliability of Power Electronics

Afternoon Professional Development Courses 1:15 p.m. - 5:15 p.m.

- 10. Flip Chip Technologies
- 11. Wafer-Level Chip-Scale Packaging (WCSP) Fundamentals
- 12. Flexible Hybrid Technologies -Manufacturing and Reliability
- 13. Fan-Out Wafer/Panel Level Packaging and 3D IC Heterogeneous Integration
- 14. Polymers for Wafer Level Packaging
- 15. Reliability Mechanics and Modeling for IC Packaging -Theory, Implementation, and **Practices**
- 16. Robust Electronics for Automotive Applications Including Autonomous Driving
- 17. From Wafer to Panel Level **Packaging**
- 18. Electronics Cooling Technologies for Handheld Devices, Computing, and High Power Electronics

ECTC Special Session 9:30 a.m. - 11:30 a.m.

"Transient Electronics: A Green Revolution for Packaging?"

Photonics Special Session 2:00 p.m. - 3:30 p.m.

"Photonics on the Cutting-Edge of Technology Evolution"

ECTC Panel Session 7:45 p.m. - 9:15 p.m. "Future (Visions) of Electronics Packaging"

May 29, 2019

Technical Sessions 8:00 a.m. - 11:40 a.m.

- I. Wafer Level Fan-Out Process Integration
- 2. Next Generation Wirebonding and Die Attach/Sintering
- 3. Re-Distribution Layer and Additive Manufacturing
- 4. Advancements in Automotive and Power Devices
- 5. Bonding Manufacturing Technologies
- 6. Emerging Flexible Hybrid Electronics

Interactive Presentation Sessions 37 & 38 9:00 a.m. - 11:00 a.m. 2:00 p.m. - 4:00 p.m.

Technical Sessions 1:30 p.m. - 5:10 p.m.

- 7. Advances in Flip Chip **Technology**
- 8. Material and Process Trends in FOWLP & PLP
- 9. Wearables and Thin Package Reliability & CPI
- 10. Dicing and Encapsulation Technologies
- 11. Automotive and Harsh **Environment Reliability**
- 12. Advanced Photonic Devices & **Packaging**

ECTC/ITHERM Women's Panel and Reception 6:30 p.m. - 7:30 p.m.

"Unleashing the Power of Diversity in our Workforce"

ECTC Plenary Session 7:30 p.m. - 9:00 p.m.

"Sensors and Packaging for Autonomous Driving"

May 30, 2019 **Technical Sessions** 8:00 a.m. - 11:40 a.m.

- 13. Technologies Enabling 3D and Heterogeneous Integration
- 14, Fine Pitch Solder-Free Bonded Interconnects
- 15. High-Bandwidth Packaging
- 16. Advanced Materials for High-Speed Electronics
- 17. Materials and Design for Reliability of Next Generation Packages
- 18. Warpage and Material Performance

Interactive Presentation Sessions 39 & 40 9:00 a.m. - 11:00 a.m. 2:00 p.m. - 4:00 p.m.

Technical Sessions 1:30 p.m. - 5:10 p.m.

- 19. MEMS. Sensors. & IoT
- 20. Fanout and Heterogeneous Integration
- 21.5G, mm-Wave and Antennain-Package
- 22. Advanced Substrates and Interconnect Technology
- 23. High Bandwidth 3D & Photonics Integration
- 24. Advancements in Solder Joint Characterization and Reliability Evaluation

IEEE EPS Seminar 8:00 p.m. - 9:30 p.m.

"Roadmap of IC Packaging Materials to Meet Next-Generation Smartphone Performance Requirements"

May 31, 2019 **Technical Sessions** 8:00 a.m. - 11:40 a.m.

- 25. Wafer Level Packaging Fan-In-Fan-Out Structure and Materials
- 26. High-Speed Signaling for HPC and Memory
- 27. Advanced Biosensors and Bioelectronics
- 28. Embedded Substrates and Integrated Technologies
- 29. Electromigration and Innovative Reliability Test Methods
- 30. Assembly and Process Modeling

Student Interactive **Presentations Session 41** 8:30 a.m. - 10:30 a.m.

Technical Sessions 1:30 p.m. - 5:10 p.m.

- 31. Automotive and Power **Packaging**
- 32. Power and Panel Assembly
- 33. Thermal-mechanical Simulation for Fan-Out, Flip Chip, and **WLCSP**
- 34. Emerging Materials and Processing
- 35. New Interconnects for Package Scaling
- 36. RF & Power Components and Modules

Session Summary by Interest Area

3D/TSV Topics S13, S23

Fan-Out Topics S1, S8, S20, S25, S33

Packaging Technologies S1, S3, S7, S13, S19, S25, S31

> **Applied Reliability** S11, S17, S24, S29, S34

Assembly & Manufacturing Technology S5, S10, S28, D32

> **Emerging Technologies** S3, S6, S27

High-Speed, Wireless & Components

S15, S21, S26, S36

Interconnections

S2, S14, S20, S23, S35

Materials & Processing S4, S8, S16, S22, S34

Thermal/Mechanical Simulation &

Characterization S9, S18, S30, S33

Photonics

S12, S23

Interactive Presentations

S37, S38, S39, S40, S41

2019 Special Session

Transient Electronics: A Green Revolution for Packaging?

Tuesday, May 28, 2019, 9:00 a.m. – 11:30 a.m.

Chairs: W. Hong Yeo - Georgia Institute of Technology and Mikel Miller - EMD Performance Materials





Novel materials, processes, and packaging technologies are being developed to realize a new class of sensors and electronics that can degrade or vanish on command (either through externally triggered wireless signals or by "natural" degradation informed by the material properties and component designs). These innovations are paving the way for new applications such as in-situ monitoring of acute medical events (e.g., bone regeneration) or stealth sensors that can be physically eliminated after use. These smart materials and design approaches can also be used to tackle the exponentially increasing issue of electronic waste. In this session, a panel of global experts will describe the innovative materials, system integration, and packaging technologies developed to fabricate these sensors and control their degradation properties. They will also present their views on impacted applications.

- 1. John Rogers Northwestern University
- 2. Matthew MacEwan Washington University
- 3. Paul Kohl Georgia Institute of Technology
- 4. Mihai Irimia-Vladu Joanneum Research Forschungsgesellschaft, mbH

2019 Photonics Special Session

Photonics on the Cutting-Edge of Technology Evolution Tuesday, May 28, 2019, 2:00 p.m. - 4:30 p.m.

Chairs: Rena Huang - Rensselaer Polytechnic Institute and Soon Jang - ficonTEC (USA) Corporation





The special session aims to capture the latest technology advancements in the fast evolving photonics areas that have wide interest to industry, academia and government laboratories worldwide. Invited speakers will discuss topics of optical neuromorphic computing, Si photonics for optical quantum computing, heterogeneous integration, advanced LiDARs for autonomous vehicles, and optical time domain reflectometer (OTDR) integration into fiber optic transceivers. The invited technical leaders will share their visions on the technology advancement and future trends.

- 1. Bert Offrein IBM Research GmbH-Zurich
- 2. Mark Thompson PsiQuantum
- 3. Roy Meade, VP Manufacturing Ayar Labs
- 4. Charles Kuznia Ultra Communications, Inc.
- 5. Jason Eichenholz LuminarTechnologies, Inc.

2019 Young Professional Networking Panel

Tuesday, May 28,2019, 7:00 p.m. - 7:45 p.m. Chair: Yan Liu, Medtronic

Panelists: EPS Board of Governors members: Avi Bar-Cohen, Chris Bailey, Karlheinz Bock, Alan Huffman, Sam Karikalan, Beth Keser, Ravi Mahajan, Toni Mattila, David McCann, Kitty Pearsall, Eric Perfecto, Jeff Suhling, Andrew Tay, and Pat Thompson



This event is designed just for you – young professionals (including current graduate students). In this active event, we will pair you with senior EPS members and professionals through a series of active and engaging activities. You will have opportunities to learn more about packaging-related topics, ask career questions, and meet some professional colleagues.

2019 ECTC Panel Session

Future (Visions) of Electronics Packaging
Tuesday, May 28, 2019, 7:45 p.m. – 9:15 p.m.
Chairs: Avi Bar-Cohen, EPS President - Raytheon
and Karlheinz Bock - TU Dresden



The EPS President's Panel at this year's ECTC explores the future path of packaging science and technology and proposes possible scenarios for 2025. Visions of future packaging technologies will be presented and discussed with invited experts in the field of electronics packaging. The authors of the best selected submissions of the EPS packaging technology vision conquest will also join the discussion panel. The involvement of our young professionals will bring fresh perspectives and new ways of thinking. The intention of this panel is to identify significant future packaging technologies in order to best serve IEEE and the electronics community



2019 ECTC Plenary Session

Sensors and Packaging for Autonomous Driving Wednesday, May 29, 2019, 7:30 p.m. – 9:00 p.m. Chair: Tanja Braun, Fraunhofer Institute for Reliability and Microintegration (IZM)



The future of individual, safe, and flexible transportation is widely seen as driverless. Already todays' sensor systems in combination with intelligent algorithms are providing essential support for human drivers. The rise of Al and a growth of a surrounding infrastructure enhancing car to x communication will enable various scenarios for autonomous driving. During the plenary session key experts from industry will discuss the challenges and demands for sensors and packages for autonomous driving along the value chain.

- 1. Scott Chen Advanced Semiconductor Engineerng, Inc.
- 2. Przemyslaw Jakub Gromala Robert Bosch GmbH
- 3. Dr. Veer Dhandapani NXP Semiconductors
- 4. Dragos Maciuca Ford

2019 ECTC/ITherm Women's Panel

and Reception

Unleashing the Power of Diversity in our Workforce
Wednesday, May 29, 2019, 6:30 p.m. – 7:30 p.m.
Chairs: Kristina Young-Fisher - GLOBALFOUNDRIES
and Cristina Amon – University of Toronto





IEEE EPS Society President Avi Bar-Cohen and 69th ECTC Junior Past General Chair Sam Karikalan cordially invite all ECTC attendees to attend our fifth Women's Panel and Reception. The panelists will speak on *Unleashing the Power of Diversity in the Workforce*. Discussion will include the power of diversity in a high-performing workplace, strategies to build a diverse workforce, and tools for inclusion and engagement. Panelists will discuss the creation of policies and programs to increase representation along with metrics to assess progress throughout career progression. The panelists will share both successes and challenges to achieving these goals.

- 1. Monica Jackson GE Aviation
- 2. Rolf Aschenbrenner Fraunhofer IZM
- 3. Dereje Agaonafer- University of Texas at Arlington
- 4. Jean Trewhella- GLOBALFOUNDRIES

2019 IEEE EPS Seminar

Roadmap of IC Packaging Materials to Meet Next-Generation Smartphone Performance Requirements

Thursday, May 30, 2019, 8:00 p.m. – 9:30 p.m. Chairs: Yasumitsu Orii - Nagase, Japan and Sheigenori Aoki - Fujitsu



This panel will outline the product requirements for the smartphone for 2025-2030 in the era of 5G and 6G. Subsequently, these product requirements will be translated into packaging material challenges and approaches. Representatives of materials companies will share their approaches to meet the projected smartphone system requirements including materials for fan-out wafer-level and panellevel packaging, molding materials, high-speed substrates, and low-loss substrates.



To show the product requirements:

1. Toshihiko Nishio – SBR Technology Company


Representatives from materials companies:


- 2. Eiichi Nomura Nagase ChemteX
- 3. Koichi Hasegawa JSR
- 4. Kenji Nishiguchi Risho Kogyo
- 5. Mike Sakaguchi Tatsuta Electric Wire & Cable
- 6. Yoshio Nishimura Ajinomoto Fine Technology Co.

Dual-Layer Solution



A path changing direction for temporary bonding





Cleaning

Check out our website at www.brewerscience.com for more information.

©2019 Brewer Science, Inc.



GLOBALFOUNDRIES®

CHANGING the industry that's CHANGING the world

Learn more about GF post-fab services, including full turnkey manufacturing, at globalfoundries.com

ECTC Luncheon Keynote

Soft Electronic and Microfluidic Systems for the Skin Wednesday, May 29, 2019

John A. Rogers

Director of Center for Bio-Integrated Electronics, Northwestern University



Recent advances in materials, mechanics, and manufacturing establish the foundations for high-performance classes of electronics and other microsystems technologies that have physical properties precisely matched those of the human epidermis. The resulting devices can integrate with the skin in a physically imperceptible fashion to provide continuous, clinical-quality

information on physiological status. This talk will summarize the key ideas and presents specific examples in wireless monitoring for neonatal intensive care, and in capture, storage, and biomarker analysis of sweat.



Luncheons

Tuesday PDC Luncheon

All individuals attending a PDC are invited to join us for lunch. Proctors and instructors are welcome, too!

Wednesday Conference Luncheon

Please be sure not to miss our Wednesday luncheon with guest speaker Dr. John Rogers, Northwestern University. All conference attendees are welcome!

Thursday EPS Luncheon

Our sponsor, the IEEE Electronics Packaging Society, will be sponsoring lunch on Thursday for all conference attendees!

Friday Program Chair Luncheon

Please attend Friday's lunch hosted by the 69th ECTC Program Chair. We will honor conference paper award recipients and raffle off a variety of prizes including a hotel stay, free conference registrations, and many other attractive items!

General Chair's Speakers Reception

Tuesday, May 28, 2019 • 6:00 p.m. – 7:00 p.m. (by invitation only)

ECTC Student Reception

Tuesday, May 28, 2019 • 5:00 p.m. – 6:00 p.m. Hosted by Texas Instruments, Inc.



Students, have you ever wondered what career opportunities exist at Texas Instruments and in the industry, and how you could use your technical skills and innovative talent? If so, you are invited to attend the ECTC Student Reception, where you will have the opportunity to talk to industry professionals about what helped them succeed in their first job search and reach their current positions. During this reception, you can enjoy good food while networking with industry leaders and achievers. Don't miss your opportunity to interact with people who you might not have the chance to meet otherwise! You will also be able to submit your resumes to our sponsoring partners.

Exhibitor Reception

Wednesday, May 29, 2019 • 5:30 p.m. - 6:30 p.m.

All badged attendees are invited to attend a reception in the exhibition hall.

69th ECTC Gala Reception

Thursday, May 30, 2019 • 6:30 p.m. - 8:00 p.m.

All badged attendees and their guests are invited to attend a reception hosted by the Gala Reception sponsors.

Executive Committee

General Chair Mark Poliks Binghamton University mpoliks@binghamton.edu +1-607-727-7104

Vice General Chair Christopher Bower X-Celeprint, Inc. cbower@x-celeprint.com +1-919-522-3230

Program Chair Nancy Stoffel GE Research nstoffel | 194@gmail.com +1-518-387-4529

Assistant Program Chair Rozalia Beica The Dow Chemical Company rozalia.beica@dupont.com +1-508-787-4691

Jr. Past General Chair Sam Karikalan Broadcom Limited sam.karikalan@broadcom.com +1-949-926-7296

Sr. Past General Chair Henning Braunisch Intel Corporation braunisch@ieee.org +1-480-552-0844

Sponsorship Chair Wolfgang Sauter GLOBALFOUNDRIES wolfgang sauter@globalfoundries.com +1-802-922-3083

Finance Chair
Patrick Thompson
Texas Instruments, Inc.
patrick.thompson@ti.com
+1-214-567-0660

Publications Chair Steve Bezuk sbezuk@gmail.com +1-858-218-5143

Publicity Chair Eric Perfecto eric.perfecto.us@ieee.org +1-845-475-1290

Treasurer
Tom Reynolds
T3 Group LLC
t.reynolds@ieee.org
+1-850-897-7323

Exhibits Management Joe Gisler Vector Associates gislerhj.ectc@etv.net +1-480-288-6660

Exhibits Co-Management Alan Huffman Micross Advanced Interconnect Technology alan.huffman@micross.com +1-919-248-9216

Web Administrator Ibrahim Guven Virginia Commonwealth University iguven@vcu.edu +1-804-827-3652

Professional Development Course Chair Kitty Pearsall Boss Precision, Inc. kitty.pearsall@gmail.com +1-512-845-3287

Conference Management Lisa Renzi Ragar Renzi & Company, Inc. Irenzi@renziandco.com +1-703-863-2223

EPS Representative C. P. Wong Georgia Institute of Technology cp.wong@mse.gatech.edu +1-404-894-8391 **Packaging Technologies**

Chair Dean Malta

Micross Advanced Interconnect Technology

Micross Advanced Interconnect Technolog Dean.Malta@micross.com

+1-919-248-8405 Assistant Chair

Luke England
GLOBALFOUNDRIES

luke.england@globalfoundries.com

+1-518-222-1860

Daniel Baldwin H.B. Fuller Company

Bora Baloglu Amkor Technology, Inc.

Jie Fu Apple, Inc. Mike Gallagher Dow Electronic Materials

Ning Ge Consultant

Allyson Hartzell Veryst Engineering

Kuldip Johal Atotech

Beth Keser Intel Corporation

Young-Gon Kim Integrated Device Technology, Inc.

Andrew Kim Intel Corporation John Knickerbocker

IBM Corporation
Albert Lan

Applied Materials John H. Lau

ASM Pacific Technology

Jaesik Lee Nvidia Markus Leitgeb AT&S

Luu Nguyen
Texas Instruments Inc.

Deborah S. Patterson Harbor Electronics, Inc.

Raj Pendse Facebook FRL Subhash L. Shinde Notre Dame University

Joseph W. Soucy Draper Laboratory

Peng Su Juniper Networks Kuo-Chung Yee

Taiwan Semiconductor Manufacturing Company, Ltd.

Christophe Zincke

Advanced Semiconductor Engineering, Inc.

Applied Reliability

Chair Deepak Goyal Intel Corporation deepak.goyal@intel.com +1-480-554-5203

Assistant Chair
Darvin R. Edwards
Edwards Enterprise Consulting, LLC
darvin.edwards | @gmail.com
+1-972-571-7638

Tim Chaudhry Amkor Technology, Inc. Tz-Cheng Chiu

National Cheng Kung University

Texas Instruments, Inc.

Sandy Klengel Fraunhofer Institute

Pilin Liu Intel Corporation

Varughese Mathew NXP Semiconductors

Toni Mattila Aalto University Keith Newman AMD

Donna M. Noctor Nokia

S. B. Park

Binghamton University

Lakshmi N. Ramanathan Microsoft Corporation

René Rongen NXP Semiconductors

Scott Savage

Medtronic Microelectronics Center

Jeffrey Suhling Auburn University

Pei-Haw Tsao Taiwan Semiconductor Manufacturing

Company, Ltd.
Dongji Xie

NVIDIA Corporation

Assembly & Manufacturing Technology

Chair Mark Gerber

 $\label{prop:section} \mbox{Advanced Semiconductor Engineering, Inc.}$

mark.gerber@aseus.com +1-214-305-2154

Assistant Chair Jin Yang Intel Corporation jin1.yang@ieee.org +1-971-214-9041

+1-971-214-90 Sai Ankireddi Soraa, Inc. Christo Bojkov Qorvo

Garry Cunningham NGC

Habib Hich

Suss Microtech Photonic Systems, Inc.

Paul Houston Engent Li Jiang Texas Instruments

Chunho Kim Medtronic Corporation

Wei Koh

Pacrim Technology

Ming Li ASM Pacific Technology

Debendra Mallik Intel Corporation Jae-Woong Nah IBM Corporation

Valerie Oberson IBM Canada, Ltd.

Chandradip Patel

Schlumberger Technology Corporation

Shichun Qu Intersil, a Ren

Intersil, a Renesas Company

Paul Tiner Texas Instruments, Inc. Andy Tseng

JSR Micro
Jan Vardaman
Techsearch International

Yu Wang Sensata Technologies Shaw Fong Wong Intel Corporation

Wei Xu Huawei

Tonglong Zhang Nantong Fujitsu Microelectronics, Ltd.

High-Speed, Wireless & Components

Chair Wendem Beyene Intel Corporation

wendem.beyene@intel.com +1-408-544-6683

Assistant Chair Lianjun Liu NXP Semiconductor, Inc. lianjun.liu@NXP.com +1-480-413-4022

Amit P. Agrawal Microsemi Corporation

Kemal Aygun Intel Corporation

Eric Beyne

Prem Chahal Michigan State University

Zhaoqing Chen IBM Corporation

Charles Nan-Cheng Chen MediaTek Inc.

Craig Gaw NXP Semiconductor

Abhilash Goyal Velodyne LIDAR, Inc. Xiaoxiong (Kevin) Gu

IBM Corporation Rockwell Hsu Cisco Systems, Inc.

Lih-Tyng Hwang National Sun Yat-Sen University

Bruce Kim City University of New York

Timothy G. Lenihan TechSearch International

Rajen M Murugan Texas Instruments, Inc.

Nanju Na Xilinx

Dan Oh Samsung

P. Markondeya Raj Georgia Institute of Technology

Hideki Sasaki Renesas Electronics Corporation

Li-Cheng Shen Wistron NeWeb Corporation

Jaemin Shin
Qualcomm Corporation

Manos M. Tentzeris Georgia Institute of Technology

Maciej Wojnowski Infineon Technologies AG

Yong-Kyu Yoon University of Florida

Emerging Technologies

Chair Florian Herrault HRL Laboratories, LLC fgherrault@hrl.com +1-310-317-5269

Assistant Chair Benson Chan Binghamton University chanb@binghamton.edu +1-607-777-4349 Isaac Robin Abothu

Siemens Healthineers

Meriem Akin

Leibniz Universitaet Hannover

Vasudeva P. Atluri Renavitas Technologies

Karlheinz Bock

Technische Universitat Dresden

Vaidyanathan Chelakara Acacia Communications

Rabindra N. Das MIT Lincoln Labs

Dongming He Qualcomm Technologies, Inc.

TengFei Jiang

University of Central Florida

Jong-Hoon Kim

Washington State University Vancouver

Ahyeon Koh Binghamton University Ramakrishna Kotlanka

Analog Devices

Santosh Kudtarkar Analog Devices Kevin J. Lee

Qorvo Corporation

7huo Li Fudan University Chukwudi Okoro

Corning Bharat Penmecha Intel Corporation

C. S. Premachandran GLOBALFOUNDRIES

Jintang Shang Southeast University

Rohit Sharma IIT Ropar

Nancy Stoffel GF Research

Liu Yang **IBM** Corporation Jimin Yao

Intel Corporation W. Hong Yeo

Georgia Institute of Technology

Hongqing Zhang IBM Corporation

Interconnections

Chair Wei-Chung Lo ITRI lo@itri.org.tw

+886-3-591-7024 Assistant Chair Dingyou Zhang

Broadcom Inc. dingyouzhang.brcm@gmail.com

Thibault Buisson Yole Développement

Jian Cai

Tsinghua University

William Chen

Advanced Semiconductor Engineering, Inc.

David Danovitch University of Sherbrooke

Rajen Dias

Amkor Technology, Inc.

Bernd Ebersberger Intel Corporation

Takafumi Fukushima Tohoku University Tom Gregorich

Zeiss Semiconductor Manufacturing

Technology Kangwook Lee

Amkor Technology Korea

Steward Lee Lili

Cisco Systems, Inc.

Changqing Liu Loughborough University

Nathan Lower

Rockwell Collins Inc. lames Lu

Rensselaer Polytechnic Institute

Voya Markovich

Microelectronic Advanced Hardware

Consulting, LLC Lou Nicholls

Amkor Technology, Inc.

Peter Ramm Fraunhofer EMFT Katsuyuki Sakuma IBM Corporation

Lei Shan **IBM** Corporation Ho-Young Son

SK Hynix

lean-Charles Souriau CEA Leti

Chuan Seng Tan

Nanyang Technological University

Matthew Yao GF Aviation

Materials & Processing

Chair Mikel Miller

EMD Performance Materials mikel.miller@emdgroup.com +1-951-514-4574

Assistant Chair Tania Braun Fraunhofer IZM

Yu-Hua Chen Unimicron Oianwen Chen

IBM Research Bing Dang IBM Research

Yung-Yu Hsu Apple, Inc. Lewis Huang

Senju Electronic C. Robert Kao

National Taiwan University

Chin C. Lee

University of California, Irvine

Alvin Lee Brewer Science Yi (Grace) Li Intel Corporation Ziyin Lin

Intel Corporation

Yan Liu

Medtronic Inc. USA

Daniel D. Lu Henkel Corporation

Joon-Seok Oh Samsung Electro-Mechanics

Praveen Pandojirao Johnson & Johnson

Mark Poliks Binghamton University

Dwayne Shirley

Inphi Ivan Shubin Oracle Bo Song HP Inc.

Yoichi Taira Keio University

Lejun Wang Qualcomm Technologies, Inc.

Frank Wei Disco Japan Kimberly Yess Brewer Science

Myung Jin Yim Apple, Inc.

Hongbin Yu

Arizona State University

Thermal/Mechanical Simulation & Characterization

Chair

Przemyslaw Gromala Robert Bosch GmbH

Przemyslawjakub.gromala@de.bosch.com

+49-162-8514983

Assistant Chair Ning Ye Western Digital ning.ye@wdc.com +1-408-801-1278

Christopher J. Bailey University of Greenwich

Kuo-Ning Chiang National Tsinghua University

Lamar University Nancy Iwamoto

Xueiun Fan

Honeywell Performance Materials and

Technologies Pradeep Lall Auburn University

Chang-Chun Lee National Tsing hua University (NTHU)

Yong Liu ON Semiconductor Sheng Liu

Wuhan University Erdogan Madenci University of Arizona

Tony Mak

Wentworth Institute of Technology

Karsten Meier

Technische Universität Dresden

Erkan Oterkus University of Strathclyde Sandeep Sane

Intel Corporation Suresh K. Sitaraman Georgia Institute of Technology

Wei Wang

Qualcomm Technologies, Inc.

G. Q. (Kouchi) Zhang

Delft University of Technology (TUD) Tieyu Zheng

Microsoft Corporation liantao Zheng

Hisilicon **Photonics**

Chair Ping Zhou LDX Optronics, Inc. pzhou@ldxoptronics.com +1-865-981-8822

Assistant Chair Z. Rena Huang

Rensselaer Polytechnic Institute zrhuang@ecse.rpi.edu +1-518-276-6086

Mark Beranek

Naval Air Systems Command Stephane Bernabe

CEA Leti Fuad Doany IBM Research Gordon Elger

Technische Hochschule Ingolstadt

Takaaki Ishigure Keio University

Ajey Jacob

GLOBALFOUNDRIES

Soon Jang ficonTEC, USA

Harry G. Kellzi

Teledyne Microelectronic Technologies

Richard Pitwon Resolute Photonics Ltd

Alex Rosiewicz A2E Partners

Henning Schroeder Fraunhofer IZM Andrew Shapiro

Masato Shishikura Oclaro Japan

IPL

Masao Tokunari IBM Corporation

Shogo Ura

Kyoto Institute of Technology Stefan Weiss

II-VI Laser Enterprise GmbH

Feng Yu Huawei Technologies Japan

Thomas Zahner

OSRAM Opto Semiconductors GmbH

Interactive Presentations

Chair Michael Mayer University of Waterloo mmayer@uwaterloo.ca +1-519-888-4024

Assistant Chair Pavel Roy Paladhi IBM Corporation Pavel.Roy.Paladhi@ibm.com +1-512-286-9677

Swapan Bhattacharya Engent, Inc.

Rao Bonda

Amkor Technology, Inc. Mark Eblen

Kyocera International SC

Ibrahim Guven Virginia Commonwealth University

Alan Huffman

Micross Advanced Interconnect Technology

Jeffrey Lee

iST-Integrated Service Technology Inc.

Nam Pham IBM Corporation

Mark Poliks Binghamton University Patrick Thompson

Texas Instruments, Inc. Kristina Young-Fisher GLOBALFOUNDRIES

Professional Development Courses

Kitty Pearsall Boss Precision, Inc. kitty.pearsall@gmail.com +1-512-845-3287

Co-Chair Jeffrey Suhling Auburn University jsuhling@auburn.edu +1-334-844-3332 Deepak Goyal Intel Corporation

Lakshmi N. Ramanathan

Microsoft Corporation

9

PROFESSIONAL DEVELOPMENT COURSES

Tuesday, May 28, 2019

Kitty Pearsall, Chair Boss Precision, Inc. kitty.pearsall@gmail.com +1-512-845-3287

Jeff Suhling, Assistant Chair Auburn University jsuhling@auburn.edu +1-334-844-3332

MORNING COURSES 8:00 a.m. – 12:00 Noon

I. ACHIEVING HIGH RELIABILITY OF LEAD-FREE SOLDER JOINTS – MATERIALS CONSIDERATIONS

Course Leader: Ning-Cheng Lee – Indium Corporation

Course Objective:

This course covers the detailed material considerations required for achieving high reliability for lead-free solder joints. The reliability discussed includes joint mechanical properties, development of type and extent of intermetallic compounds (IMC) under a variety of material combinations and aging conditions and how those IMCs affect the reliability. The failure modes, thermal cycling reliability, and fragility of solder joints as a function of material combination, thermal history, and stress history will be addressed in details, and novel alloys with reduced fragility will be presented. Also presented are crucial parameters for high reliability solder alloys for automotive industry. Electromigration and tin whisker will also be discussed. The emphasis of this course is placed on the understanding of how the various factors contribute to the failure modes, and how to select proper solder alloys and surface finishes for achieving high reliability.

Course Outline:

- I. Main Stream Lead-free Soldering Practice
- 2. Surface Finishes Issues
- 3. Mechanical Properties
- 4. Intermetallic Compounds
- 5. Failure Modes
- 6. Reliability Thermal Cycle
- 7. Reliability Fragility
- 8. Reliability Rigidity & Ductility
- 9. Reliability Electromigration
- 10. Reliability Tin Whisker

Who Should Attend:

Directors, managers, design engineers, process engineers, and reliability engineers who care about achieving high reliability lead-free solder joints and would like to know how to achieve it should take this course.

IMPORTANT NOTICE

It is extremely important to register in advance to prevent delays at door registration.

Course sizes are limited.

2. INTRODUCTION TO FAN-OUT WAFER LEVEL PACKAGING

Course Leader: Beth Keser – Intel Corporation

Course Objective:

Fan-out wafer level packaging (FO-WLP) technologies have been developed across the industry over the past 15 years and have been in high-volume manufacturing for over 10 years. FO-WLP has matured enough that it has come to a crossroads where it has the potential to change the electronic packaging industry by eliminating wire bond and bump interconnections, substrates, lead frames, and the traditional flip chip or wire bond chip attach and underfill assembly technologies across multiple applications. This course will cover the advantages of FO-WLP, potential application spaces, package structures available in the industry, process flows, material challenges, design rule roadmap, reliability, and benchmarking.

Course Outline:

- 1. Current Challenges in Packaging
- 2. Definition and Advantages
- 3. Applications
- 4. Package Structures
- 5. Process
- 6. Material Challenges
- 7. Design Rule Roadmap
- 8. Reliability
- 9. Benchmarking

Who Should Attend:

Engineers and managers responsible for advanced packaging development, package characterization, package quality, package reliability and package design should attend this course. Suppliers who are interested in supporting the materials and equipment supply chain should also attend. Both newcomers and experienced practitioners are welcome.

3. FUNDAMENTALS OF GLASS TECHNOLOGY AND APPLICATIONS FOR ADVANCED SEMICONDUCTOR PACKAGING

Course Leaders: Dr. Indrajit Dutta – Corning, Inc. and Dr. Jay Zhang – Corning, Inc.

Course Objective:

This course is intended to guide technologists toward a deeper understanding of how to leverage engineered glass as a material for advanced IC packaging applications. Following a review of the fundamental principles of glass structure, composition, and properties, we will discuss the unique attributes that make glass an enabling material, including strength and reliability, chemical durability, thermal behavior, associated thermal relaxation behavior, and electrical properties. In addition, we will review the "glass toolkit" as a platform alternative for semiconductor packaging development, including various manufacturing (glass melting and forming) approaches, the diversity of compositional options, and a survey of glass processing approaches that can be adapted from adjacent glass technology spaces to advanced semiconductor packaging. Finally, a series of case studies will illustrate how glass is contributing to emerging technologies in the microelectronics space and explore current and potential applications in advanced semiconductor packaging, consumer electronics, and internet of things (IoT) applications. Examples include the role of glass as a carrier for

temporary bonding, integrated glass wafers for optical sensors and augmented reality, key components in RF communications, as well as glass interposers for 2.5D and 3D packaging.

Course Outline:

- I. Fundamentals of Glass
 - What is Glass?
 - Overview of Glass Attributes
- 2. Versatility of Glass
 - Glass Composition Review
 - Melting and Forming Process
 - Overview of Major Forming Processes
 - Secondary Processes
 - Options for Enhanced Properties
- 3. Major Applications and Markets
 - Wafer-Level Optics
 - Semiconductor
 - Case Studies

Who Should Attend:

Engineers, technical managers, scientists, buyers, and managers involved in materials, research and development, as well as advanced semiconductor packaging. We welcome individuals or companies with little or no experience in using glass.

4. MOORE'S LAW FOR PACKAGING TO REPLACE MOORE'S LAW FOR ICS

Course Leader: Rao Tummala – Georgia Institute of Technology

Course Objective:

This course proposes that Moore's Law for Packaging replaces Moore's Law for ICs, as the latter is seen as coming to an end. Moore's Law for ICs is about scaling transistors to ever smaller sizes, from node-to-node and interconnecting and integrating these to result in more transistors in smaller chips at lower cost from 300 mm wafers. As transistor scaling and integration comes to an end due to physical, material, and electrical limitations, Moore's Law for Packaging (MLP) can be viewed as interconnecting and integrating smaller chips with the highest transistor density and with the highest performance at the lowest cost. Package or system scaling is proposed to be one and the same, as the end goal of packaging is a system. Just as Moore's Law has two components – number of transistors and cost of each transistor, MLP is proposed to have two components as well - the number of interconnections or I/Os and the cost of each I/O.

This course lays the ground work for Moore's Law for Packaging by showing how I/Os have evolved from one package family node to the next, starting with <16 I/Os in the 1960s to the current silicon interposers with about 200,000 I/Os. It proposes a variety of ways to extend Moore's Law, such as extending Si interposers and beyond using glass in panel embedding.

Just as Moore's Law has both a doubling of transistors and a simultaneous cost reduction from node to node every 18-24 months, MLP must do the same. Interconnections have been driven by computing systems and within computing systems, between logic and memory. The new era of artificial intelligence, mimicking human brains, is yet another reason for Moore's Law for System Interconnections. Currently, the most advanced MLP is with waferbased silicon packaging. But silicon-based packaging has many limitations at material, substrate or interconnect and system levels. At material level, its electrical loss and its dielectric constant are very high.

At interconnect level, its capacitance and resistance are very high, leading to so-called RC delays. In addition, Si-based packaging doesn't conform to Moore's Law for cost. Cost, of course, is the basis for going away from Moore's Law for ICs. At system levels, Si interposers, while they are perfectly matched to ICs, they are totally mismatched to boards, requiring additional packaging, thus making system level interconnections even longer. So, what are future technologies beyond Si interposers to drive Moore's Law for packaging. This course will present and discuss a variety of options.

Course Outline:

- I. Current Approach to Devices and Systems
- 2. Moore's Law for ICs, Its Evolution and Its Future
- 3. Three Eras of Moore's Law: For ICs, Packaging or Interconnections and for Systems
- 4. Moore's Law for Packaging: Óbservation and Proposal
- 5. Evolution of Package Interconnections (I/Os) from the 1960s Consistent with Moore's Law
- 6. Future of Moore's for Packaging

Who Should Attend:

R&D executives as well as senior technical and marketing managers involved in all aspects of electronics from academic and industry R&D, supply-chain IC, package and systems manufacturing, marketing, investments, and users who deal with strategic directions for their company.

5. POLYMERS AND NANOCOMPOSITES FOR ELECTRONIC AND PHOTONIC PACKAGING

Course Leaders: C. P. Wong – Georgia Institute of Technology; Daniel Lu – Henkel Corporation

Course Objective:

Polymers and nanocomposites are widely used in electronic and photonic packaging as adhesives, encapsulants, insulators, dielectrics, molding compounds, and conducting elements for interconnects. These materials also play a critical role in the recent advances of low-cost, high-performance novel no-flow underfills, reworkable underfills for ball grid array (BGA), chip scale packaging (CSP), system in a package (SIP), direct chip attach (DCA), flip-chip (FC), paper-thin IC and 3D packaging, conductive adhesives (both ICA and ACA), embedded passives (high K polymer composites), nano particles and nano functional materials such as CNTs (some with graphenes). It is imperative that both material suppliers, formulators, and their users have a thorough understanding of polymeric materials and the recent advances on nano materials and their importance in the advances of the electronic packaging and interconnect technologies.

Course Outline:

- Fundamental of Polymers and Materials Science and Engineering
- 2. Material Needs for Next-Generation Electronic Packaging
- 3. Novel Nanocomposites for Flip-Chip Underfill Applications
- 4. Recent Advances on Nano Lead-Free Alloys for High-Performance Components Interconnects
- 5. Low-Cost High-Performance Lead-Free Interconnect Materials and Processes
- Recent Advances on CNTs as Thermal Interface
 Materials (TIMs)
- 7. Lotus Effect Coating for Self-Cleaning

- **Applications**
- 8. Fundamentals of Electrically Conductive Adhesives (ECAs)
- 9. Recent Advances on Conductive Adhesives
- Recent Advances on Nano Conductive Adhesives

Who Should Attend:

Engineers, scientists and managers involved in designing, processing, and manufacturing of microelectronic and optoelectronic components and packages, material suppliers, and students and researchers on electronic packaging should attend.

6. FUNDAMENTALS OF RF DESIGN AND FABRICATION PROCESSES OF FAN-OUT WAFER/PANEL LEVEL PACKAGES AND INTERPOSERS

Course Leaders: Ivan Ndip and Markus Wöhrmann – Fraunhofer IZM

Course Objective:

Due to their myriad advantages in system-integration, fan-out wafer/panel-level packages (FO WLPs/PLPs) and interposers will play a key role in the development of emerging miniaturized electronic systems. The fabrication processes and RF performance of these advanced packages, especially their multi-layered redistribution layers (RDLs), required for the interconnection of the chips and other system components, will contribute significantly to the cost and performance of the entire system. The objective of this course is to provide and illustrate the fundamentals of the fabrication processes and RF design of FO WLPs/PLPs and interposers, including their multi-layered RDLs.

An overview of different types of wafer-level packages, fan-out technologies and interposers, as well as the advantages of FO WLPs/PLPs and glass/silicon interposers will first be given. This will be followed by a thorough discussion of the materials and fundamentals of the fabrication processes of FO WLPs/PLPs, multilayered RDLs, and glass/silicon interposers. The basics of efficient RF design and measurement of the fundamental building blocks of FO WLPs/PLPs and glass/silicon interposers, considering their multi-layered RDLs, will be given for frequencies right up in the millimeter-wave range. Finally, examples of these advanced packages designed and fabricated at Fraunhofer IZM will be discussed.

Course Outline:

- Overview of Different Types of Wafer-Level
 Packages, Fan-Out Technologies and Interposers
- 2. Advantages: FO WLPs/PLPs and Silicon/Glass Interposers
- Materials and Fabrication Processes: FO WLPs/ PLPs, Multi-layered RDLs, and Silicon/Glass Interposers
- 4. Fundamentals of RF Design and Measurement: FO WLPs/PLPs, RDLs, and Silicon/Glass Interposers
- 5. Comparison of RF Performance of Interconnects in FO WLPs/PLPs and Silicon/Glass Interposers
- 6. Examples of Advanced Packages Designed and Fabricated at Fraunhofer IZM

Who Should Attend:

Engineers, scientists, researchers, designers, managers, and graduate students interested in the fundamentals of electronic packaging as well as those involved in the process of electrical design, layout, processing, fabrication, and/or system-integration of electronic packages.

7. SOLVING PACKAGE FAILURE MECHANISMS FOR IMPROVED RELIABILITY

Course Leader: Darvin Edwards – Edwards Enterprises

Course Objective:

This course explores past and present reliability failure mechanisms that plague semiconductor packages. Primary reliability challenges and major failure mechanisms will be investigated in emerging and high-volume package types such as TSVs, FOWLPs, WLCSPs, FC-BGAs plastic leaded, and no lead packages. The class will focus on reliability topics including TSV-chip interactions, micro bump mechanical reliability, electromigration performance, stress induced ILD damage under bumps and wire bonds, Cu vs. Au wire bond reliability challenges, complications associated with package delamination, solder joint reliability, system level issues such as drop and bend reliability, and the impact of aging on reliability performance. For each failure mechanism, the resultant failure modes and failure analysis techniques needed to verify the mechanisms will be summarized. Recommended failure analysis fault isolation techniques will be described.

This solutions-focused course concentrates on process parameters, design techniques and material selections that eliminate failures and improve reliability to ensure participants can design-in reliability and design-out failures. Characterization and implementation of design guidelines that enable reliable products will be described and encouraged. A test structure methodology combined with qualification by similarity will be highlighted as a technique for early detection of chip/package reliability risks.

Course Outline:

- 1. Introduction to Package Reliability
- 2. Failure Modes vs. Failure Mechanisms
- 3. Failure Analysis Techniques and Fault Isolation Package Failure Mechanisms: WLCSPs
- 4. FC-BGA Package Failure Mechanisms
- 5. Molded and Leaded Package Failure Mechanisms
- 6. WLCSPs Package Failure Mechanisms
- 7. Embedded Die & Fan-Out WLP Failure Mechanisms
- 8. TSV Failure Mechanisms
- 9. Materials, Modeling, Design Rules and Reliability
- 10. Common Test Structures for Failure Mechanism Identification
- 11. Qualification by Similarity (QBS)
- 12. Summary

Who Should Attend:

This class is for all who work with IC packaging, package reliability, package development, package design, and package processing where a working knowledge of package failure mechanisms is needed. Beginning engineers and those skilled in the art will benefit from the holistic failure mechanism descriptions and the provided proven solutions.

8. CHARACTERIZATION OF ADVANCED EMCS FOR FO-WLP, HETEROGENEOUS INTEGRATION, AND AUTOMOTIVE ELECTRONICS

Course Leaders: Przemyk Gromala – Robert Bosch GmbH; Bongtan Han – University of Maryland

Course Objective:

Epoxy-based molding compounds (EMCs) are widely used in the semiconductor industry as one of the most important encapsulating materials. For the advanced packaging technologies, in particular, FO-WLP technologies and heterogeneous integrations, EMCs play a more significant role than the conventional plastically-encapsulated packages because of thin profiles and complex process conditions required for the advanced packaging technologies. In the automotive industry where demand for more advanced packaging technologies increases rapidly for autonomous and connected cars, EMCs are often used to protect, not only individual IC components, but also entire electronic control units (ECUs), or power modules.

The stress caused by the mismatch of the coefficient of thermal expansion (CTE) between EMCs and adjacent materials is one of the major causes of reliability problems (e.g., excessive warpage, delamination, BRL, etc.). During assembly or even operating conditions, EMCs are subjected to temperatures beyond the glass transition temperature. Around the glass transition temperature, EMCs exhibit significant volumetric and isochoric viscosity, which leads to nonlinear viscoelastic behavior. In contrast, at low temperatures. EMCs show linear viscoelastic behavior. This complex material characteristic in the full temperature range of interest renders the design of electronic devices a nontrivial task. The mechanical behavior of EMCs has to be understood clearly to offer predictive simulation strategies, which has become an integral part of product development

This training will address details of such strategies, summarize the required material characterization procedure, and close with some representative examples.

Course Outline:

- I. Introduction
- 2. Selection of the Material (Preliminary Qualitative Analysis)
- 3. Material Characterization
- 4. Cure Kinetics
- 5. Curing Shrinkage
- 6. Coefficient of Thermal Expansion
- 7. Linear Viscoelastic Properties
 - Master Curve and Shift Factor of Young's Modulus
 - Master Curve and Shift Factor of Bulk Modulus
- 8. Viscoelastic Behavior in the Non-linear Domain
 - Moisture Diffusivity and Solubility
 - Coefficient of Hygroscopic Swelling
- 9. Modeling Strategies
 - Linear Viscoelastic Modeling
 - Nonlinear Viscoelastic Modeling
 - Verification and Validation
- 10. Summary

Who Should Attend:

Engineers and technical managers who are already involved in the material characterization and modeling, numerical modelling, process engineers and PhD students who need fundamental understanding or broad overview.

9. INTEGRATED THERMAL PACKAGING AND RELIABILITY OF POWER ELECTRONICS

Course Leader: Patrick McCuskey – University of Maryland

Course Objective:

Power electronics are becoming ubiquitous in engineered systems as they replace traditional ways to control the generation, distribution, and use of energy. They are used in products as diverse as home appliances, cell phone towers, aircraft, wind turbines, radar systems, smart grids, and data centers. This widespread incorporation has resulted in significant improvements in efficiency over previous technologies, but it also has made it essential that the reliability of power electronics be characterized and enhanced. Recently, increased power levels, made possible by new compound semiconductor materials, combined with increased packaging density have led to higher heat densities in power electronic systems, especially inside the switching module, making thermal management more critical to performance and reliability of power electronics. This course will emphasize approaches to integrated thermal packaging that address performance limits and reliability concerns associated with increased power levels and power density. Following a quick review of active heat transfer techniques, along with prognostic health management, this short course will present the latest developments in the materials (e.g. organic, flexible), packaging, assembly, and thermal management of power electronic modules, MEMS, and systems and the techniques used for their reliability assessment.

Course Outline:

- I. Motivation for Integrated Thermal Packaging for Reliable Power Electronic Systems
- Simulation and Assessment of Active Thermal Management Techniques: Air, Single Phase Liquid, Two Phase, Heat Pipes, and Thermoelectric
- 3. Application of Thermal Management Techniques to Commercial Power Systems
- 4. Durability Assessment: Failure Modeling, Simulation, Testing, and Health Monitoring
- 5. Reliability and Thermal Packaging of Active Devices: Si, SiC, GaN, and Interconnects
- Reliability and Thermal Packaging of Switching Modules, including Organic Encapsulates
- 7. Reliability in Rigid Assembly Packaging: PCB, Solders, and Glass Interposers
- 8. Flexible Materials, Packaging, and Thermal Management: Flex Circuit, OLED, Wearables
- Reliability of Additively Manufactured and Embedded Power Electronics

Who Should Attend:

This course is intended for practicing engineers, designers, and technical managers who work with high heat flux electronics or power electronics and want to learn more about the design, manufacturing, thermal management, and reliability of these power electronic systems.

AFTERNOON COURSES 1:15 p.m. - 5:15 p.m.

10. FLIP CHIP TECHNOLOGIES

Course Leaders: Eric Perfecto – Independent Consultant; Shengmin Wen – Synaptics Inc.

Course Objective:

This course will cover the fundamentals of all steps and aspects of flip chip assembly process including wafer bumping, solder joint formation, underfill types, substrate selection, and reliability evaluation. The course is divided into two major sections. The first section is devoted to bumping technology. Two major bumping technologies that are used in today's flip chip assembly, i.e., lead-free solder bumping and highly customized Cu Pillar bumping, will be discussed in depth, including the details and comparison of various UBM (electroplating, electroless plating and sputtering) and solder depositions methods (electroplating, ball drop, IMS, and solder screening). The course will cover the various failure modes related to bumping, such as barrier consumption, Kirkendall void formation, non-wets, BEOL dielectric cracking, electromigration, etc. The second section focuses on the details of assembly processes and their applications to single, multi-die, and multi-level flip chip integration, as well as wire bond / flip chip mixed integration. For example, the chip scale packages, wafer-level fan-in and fan-out packages, chip-on-chip packages, chip-on-wafer packages, and 2.5D/3D flip chip packages are all discussed with actual industrial leading application cases. In-depth discussions include chip package interaction (CPI), package warpage control, yield detractors for flip chip assembly, substrate technologies, failure modes and root cause analysis, reliability tests, and the important roles of electrical and mechanical simulation, Si die floor plan optimization and its consequence on packaging, among others. Students will understand the versatility of flip chip technologies and learn a range of criteria that they can apply to their daily work needs. This section also provides the trend in the flip chip assembly technologies.

The goal of this course is to provide the students with a list of options to apply to their particular flip chip assembly applications so that a reliable, innovative, better time to market, and more cost-effective solution can be achieved. Students are encouraged to bring topics and technical issues from their past, present and future job function for group discussions. A 20-minute group exercise at the end of the class is planned to make sure the students can walk away with the course knowledge that applies to their daily job functions.

Course Outline

- I. Introduction to Flip-Chip Technologies
- 2. Flip Chip Technologies: Mass Reflow Process
- 3. Flip Chip Technologies: Thermal Compression
- 4. Flip Chip Si Package Co-Design and Chip-Package Interaction
- 5. Flip Chip New Trends: Wafer Level, Panel Level, and u-BGA
- 6. Substrate Technologies, Underfill, Package Warpage Control, and Yield
- 7. Flip Chip Reliability Assessment, Failure Modes, Examples, and Modeling
- 8. Bumping General
- 9. Flip Chip Under-Bump Metal and Intermetallics

- 10. Flip Chip Solder Deposition Processes
- 11. Cu Pillar Technology
- 12. Flip Chip Solder Selection and Characterization
- 13. Flip Chip Electromigration
- 14. Non-Solder Interconnects

Who Should Attend:

The target audience includes scientists, engineers, and managers currently using flip-chip (with solder or Cu pillar) or those considering moving from wire bonding to flip-chip, as well as reliability, product or applications' engineers who need a deeper understanding of flip-chip technologies: the advantages, limitations, and failure mechanisms.

II. WAFER-LEVEL CHIP-SCALE PACKAGING (WCSP) FUNDAMENTALS

Course Leader: Patrick Thompson – Texas Instruments, Inc.

Course Objective:

This course will provide an overview of Wafer-Level Chip-Scale Packaging (WLCSP) technology. The market drivers, end applications, benefits, and challenges of using WLCSPs in different applications will be discussed. WLCSP configurations, such as bump on-pad and bump-on-polymer, as well as fan-in, and fan-out formats, will be discussed in terms of their construction, manufacturing processes, materials and equipment, and electrical and thermal performance, together with package and board level reliability. Extensions to higher pin count packages and other arenas such as RF sensors and MEMS will be reviewed. Future trends will be covered, including alternate alloy solder balls, increasing ball count, decreasing ball pitch, wafer-level underfill, decreasing package thickness, stacked WLCSP, fan-out WLCSP modules, embedded components, and the advent of large format (panel) processing. Since the technology marks the convergence of fab, assembly, and test, the course will address questions such as: Does it fit best with front-end or back-end processing? Are the current standards for design rules, package outline, reliability, and equipment sufficient? Will WLCSP technology be applicable and cost-effective for memory and other complex devices such as ASICs and microprocessors? What are the benefits and limitations of WLCSP in automotive applications?

Course Outline:

- Market Drivers for WLCSPs: Portable Consumer, Medical, Automotive, Industrial, Sensors, MEMS
- 2. Key WLCSP Technologies
- 3. Equipment and Materials References
- 4. Infrastructure Service Providers
- 5. Pitch and Height Trends
- 6. Cost, Benefits, and Limits of WLPs
- 7. Reliability: Thermal Cycling, Drop, Bend, Temperature/Humidity, Electromigration
- 8. Fan-Out WLP
- 9. Supply Chain
- 10. Embedded Die
- 11. Single Die Embedding vs. SiP Module
- 12. Challenges in Evolution to Large Format Processing

Who Should Attend:

The course will be useful to the following groups of engineers: Newcomers to the field who would like to obtain a general overview of WLCSP; R&D practitioners who would like to learn new methods for solving CSP problems; and those considering

WLCSP as a potential alternative for their packaging solutions.

12. FLEXIBLE HYBRID TECHNOLOGIES - MANUFACTURING AND RELIABILITY

Course Leader: Pradeep Lall – Auburn University

Course Objective:

In this course, manufacture, design, assembly, and accelerated testing of flexible hybrid electronics for applications in some of the emerging areas will be covered. Flexible hybrid electronics opens the possibilities for the development of stretchable, bendable, foldable form-factors in electronics applications which have not been possible with the use of rigid electronics technologies. Flexible electronics may be subjected to strain magnitudes in the neighborhood of 50-150 percent during normal operation. The integration processes and semiconductor packaging architectures for flexible hybrid electronics may differ immensely in comparison with those used for rigid electronics. The manufacture of thin electronic architectures requires the integration of thin-chips, flexible encapsulation, compliant interconnects, and stretchable inks for metallization traces. A number of additive manufacturing processes for the fabrication and assembly of flexible hybrid electronics have become tractable. Processes for handling, pick-and-place operations of thin silicon and compliant interposers through interconnection processes such as reflow requires an understanding of the deformation and warpage processes for development of robust process parameters which will allow for acceptable levels of yields in high-volume manufacture. Modeling of operational stresses in flexible electronics requires the material behavior under loads including constant exposure to human body temperature, saliva, sweat, ambient temperature, humidity, dust, wear and abrasion. The strains imposed on flexible stretchable electronics may far exceed those experienced in rigid electronics requiring the consideration of finite-strain formulation in development of predictive models. The failure mechanisms, failure modes, acceleration factors in flexible electronics under operational loads of stretch, bend, fold and loads resulting from human body proximity are significantly different than rigid electronics. The testing, qualification, and quality assurance protocols to meaningfully inform manufacturing processes and ensure reliability and survivability under exposure to sustained harsh environmental operating conditions, may differ in flexible electronics as well. A number of product areas for the application of flexible electronics are tractable in the near-term including Internet of Things (IoT), medical wearable electronics, textile woven electronics, robotics, communications, asset monitoring, and automotive electronics.

Course Outline:

- I. Ultra-Thin Chips
- Die-Attach Materials for Flexible Semiconductor
 Packaging
- 3. Compliant Interconnects
- 4. Flexible Encapsulation Materials
- 5. Inkjet and Aerosol-Jet Printing Processes
- 6. Dielectric Materials for Large-Area Flexible Electronics
- 7. Flexible Substrates
- 8. Stretchable Inks for Printed Traces
- 9. Pick-and-Place and Material Handling Processes

- 10. Additive Technologies in Flexible Electronics
- 11. Reflow and Printing Processes
- 12. Accelerated Testing Protocols

Who Should Attend:

The targeted audience includes scientists, engineers, and managers currently using flexible electronics or considering moving from rigid electronics to flexible electronics, as well as reliability, product or applications engineers who need a deeper understanding of flexible electronics: the advantages, limitations, and failure mechanisms.

I3. FAN-OUT WAFER/PANEL LEVEL PACKAGING AND 3D IC HETEROGENEOUS INTEGRATION

Course Leader: John Lau – ASM Pacific Technology Ltd.

Course Objective:

Recent advances in fan-out wafer/panel level packaging (TSMC's InFO-WLP and Fraunhofer IZM's FO-PLP), 3D IC packaging (TSMC's InFO_PoP vs. Samsung's ePoP), 3D IC integration (Hynix/ Samsung's HBM for AMD/NVIDIA's GPU vs. Micron's HMC for Intel's Knights Landing CPU), 2.5D IC Integration (Xilinx/TSMC's CoWoS and TSV-less interconnects and interposers), embedded 3D hybrid integration (of VCSEL, driver, serializer, polymer waveguide, etc.), 3D CIS/IC integration, 3D MEMS/IC integration, and Cu-Cu hybrid bonding will be discussed in this presentation. Emphasis is placed on various FOWLP assembly methods such as chip-first with die-up, chip-first with die-down, and chip-last (RDL-first). Because redistribution layers (RDLs) play an integral part of FOWLP, various RDL fabrication methods such as Cu damascene, polymer, and PCB/LDI will be discussed. A few notes and recommendations on wafer vs. panel, dielectric materials, and molding materials will be provided. Also, TSV-less interposers such as those given by Xilinx/SPIL, Amkor, SPIL/Xilinx, STATSChipPac, ASE, MediaTek, Intel, ITRI, Shinko, Cisco/ eSilicon, Samsung, and Sony will also be discussed. Furthermore, new trends in semiconductor packaging will be presented.

Course Outline:

- Formation of FOWLP: (a) Chip-first (die facedown); (b) Chip-first (die face-up); (c) Chip-last
- Fabrication of RDLs: (a) Polymer and ECD Cu + Etching; (b) PECVD and Cu Damascene + CMP;
 (c) Hybrid RDLs
- 3. TSMC InFO-WLP, InFO-PoP, InFO_AiP
- 4. Formation of FOPLP: (a) PCB + SAP; (b) PCB + LDI; (c) PCB + TFT-LCD; (d) SEMCO PLP
- 5. Wafer vs. Panel: (a) Application Ranges; (b) Critical Issues of FOPLP
- Embedded Chips Panel-Level Packaging (ECP):

 (a) TI/AT&S;
 (b) TDK;
 (c) Fujikura;
 (d) Schweizer
- 7. Embedded Chips: (a) in Silicon (Maxim); (b) in Glass (GIT)
- 8. System-on-Chip (SoC): (a) A10; (b) A11; (c) A12
- 9. Heterogeneous Integration vs. SoC
- Heterogeneous Integration on Organic Substrates (SiP): (a) Amkor (Automobiles); (b) ASE (Watches); (c) Intel/AMD's CPU/GPU/ HBM; (d) Cisco/eSilicon (Organic Interposer)

- 11. Heterogeneous Integration on Silicon Substrates (TSV-Interposers): (a) Leti (SoW); (b) TSMC/ Xilinx (CoWoS); (c) AMD and NVidia's Graphic Cards; (d) AMD (chiplet)
- 12. Heterogeneous Integration on RDLs and/or TSV-less Interposers (1): (a) Xilinx/SPIL's TSV-less SLIT and NTI; (b) Amkor's TSV-less SLIM and SWIFT with FOWLP; (c) SPIL's TSV-less FOWLP with Hybrid RDLs
- 13. Heterogeneous Integration on RDLs and/or TSV-less Interposers (2): (a) STATSChipPac's FOFC eWLB; (b) ASE's TSV-less FOCoS; (c) MediaTek's TSV-less RDLs by FOWLP
- 14. Heterogeneous Integration on RDLs and/or TSV-less Interposers (3): (a) Intel's TSV-less EMIB; (b) Imac's bridge + FOWLP; (c) 3D IC Heterogeneous Integration for Application Processor Chipset
- 15. Samsung's Heterogeneous Integration on RDLs: (a) for Mobile Applications and (b) for High-end Applications
- 16. Trends in FOWLP, FOPLP, and Heterogeneous Integration

Who Should Attend:

If you (students, engineers, and managers) are involved with any aspect of the electronics and optoelectronic industry, you should attend this course. It is equally suited for R&D professionals and scientists. All the materials are based on the papers and books published in the past three years, and each participant will receive more than 200 pages of the lecture notes.

14. POLYMERS FOR WAFER LEVEL PACKAGING

Course Leader: Jeffrey Gotro – InnoCentrix, LLC

Course Objective:

The course will provide an overview of polymers used in wafer level packaging and the important structure-property-process-performance relationships for polymers used in wafer level packaging. The main learning objectives will be: 1) understand the types of polymers used in wafer level packages, including underfills (pre-applied and wafer applied), mold compounds, and substrate materials; 2) gain insights on how polymers are used in Fan Out Wafer Level Packaging, specifically mold compounds and polymer redistribution layers (RDL); and 3) learn the key polymer and processes challenges in Fan Out Wafer Level Packaging including panel level processing. We will cover in more depth the chemistries, material properties, process considerations, and reliability testing for polymers used in wafer level packaging including epoxy mold compounds and dielectric redistribution layers (RDL) for eWLP. The course has been completely updated to include a detailed discussion of the polymers and polymer-related processing for Fan-Out Wafer Level packaging (such as chip first and chip last (RDL first).

Course Outline:

- Overview of Polymers used in Wafer Level
 Packaging
- 2. Wafer Level Process Flows (Chip-first versus Chip-last (RDL first))
- 3. Epoxy Mold Compounds for eWLP
- 4. Photosensitive Polyimides and Polybenzoxazoles
- 5. Pre-applied Underfills and Wafer Level Underfills, Chemistry and Process
- 6. High Density Substrate Materials including Coreless Substrates

- 7. Polymer Challenges in Fan-out Wafer Level Packaging
- 8. Reliability Testing for Fan-out Wafer Level Packaging
- Wafer versus Panel Processing; Polymer Challenges and Solutions

Who Should Attend:

Packaging engineers involved in the development, production, and reliability testing of semiconductor packages would benefit from the course.

R&D professionals interested in gaining a basic understanding of the structure/property/process/performance relationships in polymers and polymer-based materials used in electronic packaging will also find this course valuable.

I5. RELIABILITY MECHANICS AND MODELING FOR IC PACKAGING - THEORY, IMPLEMENTATION, AND PRACTICES

Course Leaders: Ricky Lee – HKUST and Xuejun Fan – Lamar University

Course Objective:

This course aims to present a comprehensive coverage of reliability mechanics and modeling under various loading conditions. In addition to the introduction of fundamentals, the course contents are arranged in four modules. Module I covers modeling under thermal loading, such as problems related to mismatch of thermal expansion or nonuniform temperature distribution. Module 2 deals with the modeling under mechanical loading, such as mechanical bending and/or drop impact. Module 3 will cover modeling under humidity/moisture loading for moisture related problems, such as failures in soldering reflow as well as under HAST and biHAST. Module 4 will introduce multi-physics modeling that involves the combined thermal, moisture, electrical, and mechanical loading. Theoretical foundation, modeling implementation, and the best practices for numerical simulations will be covered. Emerging trends and future perspectives in reliability mechanics and modeling will be discussed.

Course Outline:

- Fundamentals of Stress Analysis and
 Computational Modeling for IC Packaging
- 2. Reliability Issues and Modeling under Thermal Loading
- 3. Reliability Issues and Modeling under Mechanical Loading
- 4. Reliability Issues and Modeling under Moisture/ Humidity Loading
- 5. Reliability Issues and Modeling under Combined Loading Multi-physics Modeling

Who Should Attend:

This course is intended for technical managers and staff members, reliability engineers, scientific researchers, and graduate students who are involved in thermal/mechanical modeling, package design, material selection, qualification and reliability assessment of chip-package interaction, package, and package/board interaction.

IMPORTANT NOTICE

It is extremely important to register in advance to prevent delays at door registration. Course sizes are limited.

16. ROBUST ELECTRONICS FOR AUTOMOTIVE APPLICATIONS INCLUDING AUTONOMOUS DRIVING

Course Leaders: Matthias Petzold – Fraunhofer IZM, Mervi Paulasto-Kröckel – Aalto University, and Klaus-Juergen Wolter – TU Dresden

Course Objective:

The amount of electronics in vehicles has increased dramatically over the last several years and will increase further in the future. Autonomous driving demands highly robust surround-sensing of the entire vehicle. The demand for alternative, more energyefficient forms of mobility stimulates the application of electro mobility. Electronics modules integrated in sensors and actuators facing harsh environment and higher temperatures. Smaller packages and higher integration levels are needed through embedded systems in package, multi-die packages and finer pitch packages. New packaging technologies have to be qualified for the reliability and safety of automotive standards. E-mobility increases today's life time requirements of automotive electronics. Additional to the driving time, the charging operations have to be considered. To meet these new life time requirements, the qualification of electronics module is changing from the detection of defects to robustness validation. This approach to qualification is based on knowledge of physics of failure mechanisms and how they relate to specific mission profiles. Based on broad practical experience with complete supply chain examples of robustness validation will be demonstrated. Finally, an overview of the methods of design for reliability with a focus on modeling and simulation of materials interactions will be given.

Course Outline:

- Electronics Packages for External Sensing and e-Drive
- 2. Robustness Validation of Automotive Electronics
- 3. Damage Mechanism in Automotive Electronics
- 4. Design for Reliability of Automotive Electronics

Who Should Attend:

This PDC is dedicated to engineers and managers already involved in the field of reliability of electronics packaging especially for automotive electronics and for those who need fundamental understanding on robustness validation and design for reliability.

17. FROM WAFER TO PANEL LEVEL PACKAGING

Course Leaders: Tanja Braun and Michael Töpper – Fraunhofer IZM

Course Objective:

Panel Level Packaging (PLP) is one of the latest trends in microelectronics packaging. Besides technology developments towards heterogeneous integration including multiple die packaging, passive component integration in package and redistribution layer or package-on-package approaches also larger substrates formats are targeted. Manufacturing is currently done on wafer level up to 12"/300 mm and 330 mm respectively. For higher productivity and therewith lower costs, larger form factors are introduced. Instead of following the wafer level roadmaps to 450 mm, PLP might be the next big step. PLP has the opportunity to adapt processes, materials and equipment from other technology areas. Printed Circuit Board (PCB), Liquid Crystal Display (LCD) or solar equipment is manufactured on panel sizes and offer new approaches also for PLP. However, an easy upscaling of technology when moving from wafer to panel level is not possible. Materials, equipment and processes have to be further developed or at least adapted. The PDC will give a status of the current Fan-in and Fan-out Wafer Level Packaging as well as Panel Level Packaging including Fan-out Panel Level Packaging substrate embedding approaches. This will include material discussion, technologies, applications and market trends as well as cost modelling.

Course Outline:

- 1. Introduction Advanced Packaging
- 2. Trends in Wafer Level Packaging
- 3. Fan-In and Fan-Out Wafer Level: Material, Processes, Applications
- 4. Introduction and Definition Level Packaging
- Fan-Out Panel Level Packaging: Technologies, Challenges and Opportunities
- 6. Substrate Embedding Technologies
- 7. Cost Modelling

Who Should Attend:

Anyone who is interested in Advanced Packaging, Fan-in and Fan-out Wafer Level Packaging and the transition to Panel Level Packaging should attend. Engineers and managers are welcome as detailed technology descriptions, as well as market trends, applications, and cost modelling are presented.

18. ELECTRONICS COOLING TECHNOLOGIES FOR HANDHELD DEVICES, COMPUTING, AND HIGH-POWER ELECTRONICS

Course Leaders: William Maltz and Guy Wagner – Electronic Cooling Solutions

Course Objective:

The objective of this course is to cover the major aspects of thermal design from hand-held consumer electronics devices up through liquid cooling of very high heat density devices. Rather than presenting "heat transfer 101," the purpose of this course is to present a synopsis of the practical knowledge and best practices we at Electronic Cooling Solutions have gained by working on the thermal design of these devices. The course starts out looking at the thermal limits for natural convection and radiation cooling of hand-held devices. From there, it addresses forced convection of higher power devices including servers and datacom equipment. This will cover the use of various types of fans and blowers including the best position for locating them inside of the chassis. The acoustic challenges of using air movers will also be discussed. Finally, the practical aspects of when and how to implement liquid cooling will be presented. This will include looking at the advantages and disadvantages of liquid cooling as well as a discussion of the limits of single-phase liquid cooling.

Course Outline:

- I. Cooling of Handheld Devices
 - Cooling Limits Driven by Touch Temperature
 - Convection
 - Radiation
 - Use of Heat Spreaders and Heat Pipes
 - Use of Micro-Blowers
 - Importance of Solar Radiation
- Cooling of Computers, Servers, Datacom Equipment
 - When to Use Air Movers
 - Axial Flow Fans vs. Centrifugal Blowers
 - Testing and Fan Acoustics
 - Fan Location: Push vs Pull
 - Limits of Air Cooling

- Liquid Cooling of Very High-Power Electronics
 Advantages and Disadvantages of Liquid
 - When and Where to Consider Liquid over Air Cooling
 - Coolant Types

Cooling

- Limits of Single-Phase Liquid Cooling

Who Should Attend:

Engineers and technical managers who are involved in packaging technology development that necessitates an understanding of heat sink design and optimization in the context of the thermal management of electronics should attend.

IMPORTANT NOTICE

Morning PD Courses I through 9 or afternoon PD Courses 10 through 18 run concurrently. Make sure you indicate which course you plan to attend in the morning and/or in the afternoon. As sessions run concurrent, attendance is only allowed at one session in the morning and one session in the afternoon. See page 32 for registration information


AREA ATTRACTIONS

Touted as The Entertainment Capital of the World, Las Vegas offers something for everyone. Most famous for its gambling, shopping, fine dining, entertainment, and nightlife, Las Vegas is also known as a top three destination in the U.S. for business conventions.

It's a city that caters to young and old, from those who crave the outdoors and adventure, to those who want to be wined and dined and enjoy the nightlife. While excursions to the Grand Canyon, Hoover Dam, and the American Alpine Institute are all within reach, when you're ready to relax and unwind, The Cosmopolitan of Las Vegas offers world-class restaurants, luxurious spas, unique entertainment, and sleeping rooms that are more reminiscent of a private urban residence than they are of an actual hotel room.







Program Sessio	ns: Wednesday, May 29, 8	:00-11:40 a.m.
Session 1: Wafer Level Fan-Out Process Integration	Session 2: Next-Generation Wirebonding and Die Attach/Sintering	Session 3: Re-Distribution Layer and Additive Manufacturing
Committee: Packaging Technologies	Committee: Interconnections	Committee: Packaging Technologies joint with Emerging Technologies
Session Co-Chairs: Bora Baloglu Amkor Technology Inc. Email: bora.baloglu@amkor.com Beth Keser Intel Corporation	Session Co-Chairs: Matthew Yao GE Aviation Email: matthew.yao@ge.com Nathan Lower Collins Aerospace	Session Co-Chairs: C. S. Premachandran GLOBALFOUNDRIES Email: Premachandran.cs@globalfoundries.com Kuldip Johal Atotech USA, LLC.
I. 8:00 AM - 3D-MiM Fan-Out for 3D-MiM (MUST-in-MUST) Technology for Advanced System Integration Ann-Jhih Su, Terry Ku, CHung-Hao Tsai, Kuo-Chung Yee, and Douglas Yu – Taiwan Semiconductor Manufacturing Company	Email: nathan.lower@collins.com 1. 8:00 AM - SB²-WB a New Process Solution for Advanced Wire-bonding Matthias Fettke, Andrej Kolbasow, Thorsten Teutsch, Anna Palys, Georg Friedrich – Pac Tech - Packaging Technologies GmbH	Email: kuldip.johal@atotech.com I. 8:00 AM - Sub-Micron-Scale Cu RDL Patterning Based on Semi-Additive Process for Heterogeneous Integration Hiroshi Kudo, Takamasa Takano, Satoru Kuramochi, Massaya Tanaka – Dai Nippon Printing Co., Ltd.
2. 8:25AM - Construction on FO-MCM With C4 Bumps Built First Based on Chip Last Assembly Technology Chih-Hsun Hsu, C. Key Chung, C.F. Lin, Yih Jenn Jiang, Trista Xie – Siliconware Precision Industries Co., Ltd.	2. 8:25 AM - Smart Wire Bond Solutions for SiP and Memory Packages Basil Milton, Aashish Shah, Hui Xu, Odal Kwon, Gary Schulze, Ivy Qin, Nelson Wong – Kulicke and Soffa, Inc.	2. 8:25 AM - Sub-Micron RDL Patterning for Advanced Packaging Ken-Ichiro Mori, Douglas Shelton, Yoshio Goto, Yasuo Hasegawa, Seiya Miura – Canon Inc.
3. 8:50AM - Feasibility Study of Fan-Out Panel-Level Packaging for Heterogeneous Integration Cheng-Ta Ko, Henry Yang – Unimicron; John Lau, Ming Li - ASM	3. 8:50 AM - Determination of Relationship Between Cu-Al IMC Kinetics and Bond Pad Characteristics Subramani Manoharan, Sriram Jayanthi, Chandradip Patel, Stevan Hunter, Patrick McCluskey – University of Maryland	3. 8:50 AM - Optimization of Electrolytic Plating Process for Challenging Fan-Out Panel Level Package Designs Ralph Zoberbier, Christian Ohde – Atotech Deutschland GmbH
	Refreshment Break: 9:15-10:00 a.m.	
4. 10:00AM - Development of Ultra-Thin FO Package-on-Package for Mobile Application Hsiang-Yao Hsiao, Soon Wee Ho, Lim Siak Boon; Wai Leong Ching, Chong Ser Choong, Lim Pei Siang, Tai Chong Chai – Institute of Microelectronics, A*STAR	4. 10:00 AM - Au-Rich/Sn-Bi Interconnection in Chip-on-Module Package Jin Wang, Qian Wang, Jian Cai – Tsinghua University; Xinnan Hou, Ke Du, Lixin Zhao – GalaxyCore Inc.	4. 10:00 AM - Embedded Actives and Microfluidics for the Design of Compact RF Systems Mohd Ifwat Mohd Ghazali, Saikat Mondal, Saranraj Karuppuswami, Kyoung Youl Park – Agency for Defense Development; Premjeet Chahal – Michigan State University
5. 10:25AM - Development of Wafer Level Process for the Fabrication of Advanced Capacitive Fingerprint Sensor Using Embedded Silicon Fan-Out (eSiFO®) Technology Shuying Ma, Fengxia Zheng, Daquan Yu, Peng Li, Weidong Liu - Huantian Technology Electronics Co., Ltd.; Jambo Yu, Jason Goodelle – Synaptics Incorporated	5. 10:25 AM - The Properties of Cu Sinter Paste for Pressure Sintering at Low- Temperature Jung-Lae Jo; Shinichi Yamauchi, Kei Anai, Takahiko Sakaue – Mitsui Mining & Smelting Co., Ltd.	5. 10:25 AM - Fully Additively Manufactured Tunable Active Frequency Selective Surfaces with Integrated On-Package Solar Cells Syed Abdullah Nauroze, Xuanke He, Syed Nauroze – Georgia Institute of Technology
6. 10:50AM - Three-Dimensional Integrated Circuit (3D-IC) Package Using Fan-Out Technology Jun Kyu Lee, Sang Yong Park, Young Ho Kim, Jae Cheon Lee, Yong Tae Kwon, Jong Heon Kim, Nam Chul Kim, Chang Woo – NEPES Corporation	6. 10:50 AM – Low-Temperature Sintering of Dendritic Cu Based Pastes for Power Semiconductor Device Interconnection Gang Li, Jilei Fan, Siyuan liao, Pengli Zhu, Baotan Zhang, Tao Zhao, Rong Sun, Ching-Ping Wong – Shenzhen Institute of Advanced Technology	6. 10:50 AM - First Demonstration of a Low- Cost/Customizable Chip Level 3D Printed Microjet Hotspot-Targeted Cooler for High- Power Applications Tiwei Wei, Herman Oprins, Eric Beyne, Vladimir Cherman, Ingrid De Wolf – IMEC; Martine Baelmans – KU Leuven
7. 11:15AM - Ultra-High Density I/O Fan-Out Design Optimization with Signal and Power Integrity Chih-Yi Huang, Chen-Chao Wang, Hung-Chun Kuo, Ming-Fong, Jhong, Tsun-Lung Hsieh, Mi-Chun Hung, Keng Tuan Chang – Advanced Semiconductor Engineering, Inc.	7. 11:15 AM - A New Development of Direct Bonding to Aluminum and Nickel Surfaces by Silver Sintering in Air Atmosphere Ly May Chew, Wolfgang Schmitt – Heraeus, Tamira Stegmann, Erika Schwenk, Monique Dubis – Hochschule Aschaffenburg, University of Applied Sciences	7. I I:15 AM - Rapid Production of Customized 3D Electronics via Hybrid Additive Manufacturing Technology Ji Li, Yang Wang, Jianglin He, Handa Liu – Southeast University

Program Sessions: Wednesday, May 29, 8:00-11:40 a.m.		
Session 4: Advancements in Automotive and Power Devices	Session 5: Bonding Manufacturing Technologies	Session 6: Emerging Flexible Hybrid Electronics
Committee: Materials & Processing	Committee: Assembly & Manufacturing Technology	Committee: Emerging Technologies
Session Co-Chairs: Praveen Pandojirao-S Johnson & Johnson Services, Inc. Email: praveen@its.jnj.com Lewis Huang	Session Co-Chairs: Valérie Oberson IBM Corporation Email: voberson@ca.ibm.com	Session Co-Chairs: Hongqing Zhang IBM Corporation Email: zhangh@us.ibm.com Jong-Hoon Kim
Senju Metal Industry Co., Ltd. Email: lewis@senju.com.tw	Engent, Inc. Email: paul.houston@engentaat.com	Washington State University, Vancouver Email: jh.kim@wsu.edu
1. 8:00 AM - Solid-Liquid InterDiffusion (SLID) Bonding for Thermally Challenging Applications Knut E. Aasmundtveit, Hoang-Vu Nguyen, Andreas Larsson – University of South-Eastern Norway; Thi- Thuy Luu – Zimmer & Peacock; Torleif A. Tollefsen – Tegma	I. 8:00 AM - Comprehensive Study of Copper Nano-Paste for Cu-Cu Bonding Ser Choong Chong, Pei Siang – Institute of Microelectronics	I. 8:00 AM - Stretchable and Printable Medical Dry Electrode Arrays on Textile for Electrophysiological Monitoring Yougen Hu, Hui Wang, Yaoxu Xiong, Han Gu, Pengli Zhu, Guanglin Li, Rong Sun - Shenzhen Institutes of Advanced Technology; Ching-Ping Wong - Georgia Institute of Technology
2. 8:25 AM - Fluxless Bonding Technique of Diamond to Copper Using Silver-Indium Multilayer Structure Roozbeh Sheikhi, Yongjun Huo, Chin C. Lee – University of California, Irvine	2. 8:25 AM - Enhanced Performance of Laser-Assisted Compression Bonding (LACB) Compared with Thermal Compression Bonding (TCB) Technology Kwang-Seong Choi, Yong-Sung Eom, Seok Hwan Moon – ETRI; Kwangjoo Lee, Jung Hak Kim, Ju Hyeon Kim – LG Chem; Gil-Sang Yoon – Korea Institute of Industrial Technology; Kwang-Hee Lee, Chul-Hee Lee – Inha University; Geun-Sik Ahn – Protec	2. 8:25 AM - Screen-Printed Flexible Coplanar Waveguide Transmission Lines: Multi-Physics Modeling and Measurement Nahid Aslani Amoli, Sridhar Sivapurapu, Rui Chen, Yi Zhou, Mohamed Bellaredj, Paul Kohl, Suresh Sitaraman, Madhavan Swaminathan – Georgia Institute of Technology
3. 8:50 AM - Formulation and Processing of Conductive Polysulfide Sealants for Automotive and Aerospace Applications Bo Song, Fan Wu, Kyoung-Sik Moon, C. P. Wong – Georgia Institute of Technology	3. 8:50 AM - A Study of 3D Packaging Interconnection Performance Affected by Thermal Diffusivity and Pressure Transmission Jinsan Jung, Junsu Lim, Jiin Yu, Sungill Cho, Dong W. Kim, SangHo An – Samsung Electronics Company, Ltd.	3. 8:50 AM - Inkjet-Printed Filtering Antenna on a Textile for Wearable Applications Hsuan-Ling Kao, Chun-Hsiang Chuang — Chang Gung University; Cheng-Lin Cho — National Tsing Hua University
-	Refreshment Break: 9:15-10:00 a.m.	
4. 10:00 AM - Challenges and Approaches to Developing Automotive FCBGA Grade 1/0 Package Capability Rajen Dias - Amkor Technology, Inc.; Mike Kelly, Devarajan Balaraman, KwangSeok Oh, JoonYoung Park, Hideaki Shoji, Tomio Shiraiwa - Amkor Technology, Inc.	4. 10:00 AM - Vertical Laser Assisted Bonding for Advanced "3.5D" Chip Packaging Andrej Kolbasow, Matthias Fettke, Thorsten Teusch – Pac Tech – Packaging Technologies GmbH	4. 10:00 AM - Mechanical and Electrical Characterization of FOWLP-Based Flexible Hybrid Electronics (FHE) for Biomedical Sensor Application Yuki Susumago, Hisashi Kino, Takafumi Fukushima, Tetsu Tanaka, Takafumi Fukushima — Tohoku University
5. 10:25 AM - Advanced Substrates for GaN-Based HEMTs Devices Anthony Cibié, Julie Widiez, René Escoffier, Denis Blachier, Stéphane Bécu, Perceval Coudrain, William Vandendaele, Jerome Biscarrat, Charlotte Gillot, Matthew Charles – CEA-LETI	5. 10:25 AM - Optimization of a BEOL Aluminum Deposition Process Enabling Wafer Level AI-AI Thermo-Compression Bonding Sebastian Schulze, Matthias Wietstrick, Mirko Fraschke, Mehmet Kaynak – IHP; Peter Kerepesi, Helmut Kurz, Bernhard Rebhan – EVGroup	5. 10:25 AM - A Wearable Fingernail Deformation Sensor and Three-Dimensional Finite Element Model of Fingertip Katsuyuki Sakuma, Bucknell Webb, Jeff Rogers – IBM Thomas J. Watson Research Center
6. 10:50 AM - A New Reliable, Corrosion Resistant Gold-Palladium Coated Copper Wire Material Sandy Klengel, Robert Klengel, Tino Stephan, Jan Schischka, Matthias Petzold – Fraunhofer IMWS; Motoki Eto, Noritoshi Araki, Takashi Yamada – Nippon Micrometal Corporation	6. 10:50 AM - Self-Assembly Process for 3D Die-to-Wafer using Direct Bonding: A Step Forward Toward Process Automation Amandine Jouve, Loïc Sanchez, Clément Castan, Emmanuel Rolland, Frank Fournel, Rémi Franiatte, Brigitte Montmayeul, Severine Cheramy – CAE-Leti	6. 10:50 AM - Heterogeneous Integration of a Fan-Out Wafer-Level Packaging Based Foldable Display on Elastomeric Substrate Arsalan Alam, Amir Hanna, Randall Irwin, Goutham Ezhilarasu, Hyunpil Boo, Yuan Hu, Chee Wei Wong, Timothy Fisher, Subramanian S. Iyer – University of California, Los Angeles
7. 11:15 AM - Ultrasonic-Accelerated Intermetallic Joint Formation with Composite Solder for High-Temperature Power Device Packaging Hongjun Ji, Mingyu Li, Weiwei Zhao – Harbin Institute of Technology	7. II:15 AM - A Single Bonding Process to Achieve Various Organic-Inorganic Substrate Integration in IOT Tilo Hongwei Vang, C. Robert Kao – National Taiwan University, Akitsu Shigetou – National Institute for Materials Science	7. II:15 AM - A Study on the Flexible Chipon-Fabric (COF) Assembly Using Anisotropic Conductive Films (ACFs) Materials Seoung-Yoon Jung, Kyung-Wook Paik – Korea Advanced Institute of Science and Technology

Program Sessions: Wednesday, May 29, 1:30-5:10 p.m.		
Session 7: Advances in Flip Chip Technology	Session 8: Material and Process Trends in FOWLP & PLP Session	9: Wearables and Thin Package Reliability & CPI
Committee: Packaging Technologies	Committee: Materials & Processing	Committee: Thermal/Mechanical Simulation & Characterization
Session Co-Chairs: Dan Baldwin H.B. Fuller Company Email: dan.baldwin@hbfuller.com Michael Gallagher	Session Co-Chairs: Tanja Braun Fraunhofer IZM tanja.braun@izm.fraunhofer.de Yi Li	Session Co-Chairs: Przemyslaw Gromala Robert Bosch GmbH email: przemyslawjakub.gromala@de.bosch.com Yong Liu
DuPont Electronics and Imaging Email: michael.gallagher@dupont.com	Intel Corporation yi.li@intel.com	ON Semiconductor email: Yong.Liu@onsemi.com
I. 1:30 PM - 7nm Chip-Package Interaction Study on a Fine Pitch Flip Chip Package with Laser Assist Bonding and Mass Reflow Technology Ming-Che Hsieh, NamJu Cho – STATS ChipPAC Pte. Ltd.; Ian Hsu, Chi-Yuan Chen, Stanley Lin, Ta-Jen Yu – MediaTek, Inc.	I. I:30 PM - Laser Releasable Temporary Bonding Film with High Thermal Stability Yongsuk Yang, Kyosung Hwang, Robin Gorrell – 3M	I. I:30 PM - Effect of Charging Cycle Elevated Temperature Storage and Thermal Cycling on Thin Flexible Pradeep Lall, Amrit Abrol – Auburn University; Jason Marsh – NextFlex; Ben Leever – Air Force Research Laboratory
2. 1:55 PM - Ultra Large Area SIPs and Integrated mmW Antenna Array Module for 5G mmW Outdoor Applications Pouya Talebbeydokhti, Sidharth Dalmia, Trang Thai, Sharon Tal, Raanan Sover – Intel Corporation	2. 1:55 PM - Design and Demonstration of Iµm Low Resistance RDL Using Panel Scale Processes for High Performance Computing Applications Bartlet DeProspo, Chandra Nair, Emanuel Torres, Fuhan Liu, Mohan Kathaperumal, Rao Tummala – Georgia Institute of Technology; Frank Wei, Ye Chen – DISCO Corporation; Aya Momozawa, Atsushi Kubo – Tokyo Ohka Kogyo Co., Ltd.	2. 1:55 PM - Bladder Inflation Stretch Test Method for Reliability Characterization of Wearable Electronics Benjamin Stewart, Suresh Sitaraman – Georgia Institute of Technology
3. 2:20 PM - Hybrid Approach for Large Size FC-BGA to Enhance Thermal and Electrical Performance Including Power Delivery Heesok Lee, Younheok Im, Jisoo Hwang, Junghwa Kim, James Jeong, Youngsang Cho, Heejung Choi, Youngmin Shin - Samsung Electronics Company, Ltd.	3. 2:20 PM - Advances in Temporary Carrier Technology for High-Density Fan-Out Device Build-Up Alain Phommahaxay, Arnita Podpod, Pieter Bex, John Slabbekoom, Julien Bertheau, Adbellah Salahouelhadj, Eric Beyne – IMEC; Alice Guerrero, Kim Yess, Kim Arnold – Brewer Science	3. 2:20 PM - Study of BEOL Failure Mode in Flip Chip Packages at High-Temperature Conditions Wei Wang, Yangyang Sun, Xuefeng Zhang, Lejun Wang, Mark Schwarz, Bill Stone, Ahmer Syed – Qualcomm Technologies, Inc.
	Refreshment Break: 2:45-3:30 p.m.	
4. 3:30 PM - Package-on-Package Micro-BGA Microstructure Interaction with Bond Assembly Parameters Pascale Gagnon, Clément Fortin, Tom Weiss – IBM Corporation	4. 3:30 PM - Development of Novel Low-Temperature Curable Positive-Tone Photosensitive Dielectric Materials with High Reliability Yutaro Koyama, Yuki Masuda, Yu Shoji, Keika Hashimoto, Masao Tomikawa – Toray Industries, Inc.	4. 3:30 PM - A Novel Metal Scheme and Bump Array Design Configuration to Enhance Advanced Si Packages CPI Reliability Performance by Using Finite Element Modeling Technique Kuo-Chin Chang, Mirng-Ji Lii, Steven Hsu, Hao-Chun Liu, Yen-Kun Lai, Sheng-Han Tsai, Chieh-Hao Hsu — Taiwan Semiconductor Manufacturing Company, Ltd.
5. 3:55 PM - Low Cost Flip-Chip Stack for Partitioning Processing and Memory Fabian Hopsch, Andy Heinig – Fraunhofer IIS/EAS	5. 3:55 PM - Highly Reliable Photosensitive Negative-Tone Polyimide with Low Cure Shrinkage Daisaku Matsukawa, Hiroko Yotsuyanagi, Shiori Sakakibara, Noriyuki Yamazaki, Tetsuya Enomoto, Takeharu Motobe – Hitachi Chemical DuPont MicroSystems, LLC	5. 3:55 PM - Assessment of CMP Fill Pattern Effect on the Thermal Performance of Multilayered BEOL Interconnects in Integrated Circuits Assaad El Helou, Peter Raad – Southern Methodist University; Archana Venugopal – Texas Instruments, Inc.
6. 4:20 PM – High-Density, Large Area Indium Bump Bonding Process Development for CMOS Camera Integration Matthew B. Jordan, John Murdick, Lauren Rohwer, T. A. Friedmann, M. David Henry – Sandia National Laboratories	6. 4:20 PM - Advanced Pre-Cleaning Method of Seed Layer Sputtering for Fan- Out Panel Level Packaging Tetsushi Fujinaga – ULVAC, Inc.	6. 4:20 PM - Three-Dimensional Simulation of the Thermo-Mechanical Interaction Between the Micro-Bump Joints and Cu Protrusion in Cu-filled TSVs of the High Bandwidth Memory (HBM) Structure Jie-Ying Zhou, Shui-Bao Liang, Cheng Wei, Min-Bo Zhou, Xiao Ma, Xin-Ping Zhang – South China University of Technology
7. 4:45 PM - Impact of LTS on Electronic Package Dynamic Warpage Requirement Ron Kulterman – Flex, Ltd.; Wei Keat Loh – Intel Corporation; Haley Fu – International Electronics Manufacturing Intiative (iNEMI)	7. 4:45 PM - Investigation and Methods Using Various Release and Thermoplastic Bonding Materials to Reduce Die Shift and Wafer Warpage for eWLB Chip-First Processes Michelle Fowler, John P. Massey – Brewer Science, Inc.; Tanja Braun, Steve Voges, Robert Gernhardt, Markus Woehrmann; Fraunhofer IZM	7. 4:45 PM - Study of Board Level Reliability of eWLB (Embedded Wafer Level BGA) for 0.35mm Ball Pitch Seung Yoon, Kang Hai Lee, Yeow Kheng Lim, Seng Guang Chow –STATS ChipPAC Pte. Ltd.; NW Liu, Yenyao Chi, Benson Lin – Mediatek, Inc.

Program Sessions: Wednesday, May 29, 1:30-5:10 p.m.		
Session 10: Dicing and Encapsulation Technologies	Session 11: Automotive and Harsh Environment Reliability	Session 12: Advanced Photonic Devices & Packaging
Committee: Assembly & Manufacturing Technology	Committee: Applied Reliability	Committee: Photonics
Session Co-Chairs: Garry Cunningham NGC Email: Garry.Cunningham@ngc.com Paul Tiner Texas Instruments, Inc. Email: p-tiner@ti.com	Session Co-Chairs: Vikas Gupta Texas Instruments, Inc. gvikas@ti.com Sandy Klengel Fraunhofer Institute for Microstructure of Materials and Systems	Session Co-Chairs: Stéphane Bernabé CEA-LETI Email: stephane.bernabe@cea.fr Gordon Elger Technische Hochschule Ingolstadt Email: Gordon.Elger@thi.de
I. I:30 PM - A More than Moore Enabling Wafer Dicing Technology Jeroen van Borkulo, Rogier Evertsen, Richard van der Stam – ASM Pacific Technology	sandy.klengel@imws.fraunhofer.de I. I:30 PM - Improvement on Thermal- Aging Reliability of Ag Sinter Joining on Gold Surface Finished Substrates via a Preheating Treatment Zheng Zhang, Chuan Tong Chen, Katsuaki Suga Numa – Osaka University	I. I:30 PM - Micro-Fabricated SERF Atomic Magnetometer for Weak Gradient Magnetic Field Detection Xiang Yue, Jingtang Shang, Chen Ye – Southeast University
2. 1:55 PM - Plasma Dicing Integration Schemes for Scribe Lane Layout and the Impact on Die Strength David Parker – STMicroelectronics	2. 1:55 PM - Package Material Selection Criteria for High-Temperature Automotive Applications Rene Rongen, Amar Mavinkurve, Orla O'Halloran, Norman Owens, Yann Weber, Pascal Oberndorff, Mark Luke Farrugia, Erik van Olst, Michiel van Soestbergen – NXP Semiconductors	2. 1:55 PM - Highly Reliable White LED Chip Fabricated by Direct Printing Phosphor Glass Layer on LED Wafer Yang Peng, Yun Mou, Hao Wang, Mingxiang Chen, Xiaobing Luo – Huazhong University of Science and Technology
3. 2:20 PM - Advanced Dicing Technologies for Combination of Wafer-to-Wafer and Collective Die to Wafer Direct Bonding Fumihiro Inoue, Alain Phommahaxay, Arnita Podpod, Samuel Suhard, Erik Sleeckx, Kenneth June Rebibis, Andy Miller, Eric Beyne – IMEC; Hitoshi Hoshino Berthold Moeller – DISCO Corporation	3. 2:20 PM - Solder Joint Reliability of Double-Side Mounted DDR Modules for Consumer and Automotive Applications Dongji Xie, Dongji Dongji, Joe Hai, Zhongming Wu, Manthos Economou – Nvidia Corp.	3. 2:20 PM - Collective Curved CMOS Sensor Process: Application for High-Resolution Optical Design and Assembly Challenges Bertrand Chambion, Christophe Gaschet, Marc Lombard, Mailys Fernandez, Fabien Zuber, Stéphane Caplet, Aurélie Vandeneynde, David Henry – CEA-LETI; Emmanuel Hugot – Laboratory of Astrophysics of Marseille
	Refreshment Break: 2:45-3:30 p.m.	
4. 3:30 PM - Active Control of NCF Fillet Shape for 3D CoW by Multibeam Laser Bonder Keiko Ueno, Kazutaka Honda, Tsuyoshi Ogawa – Hitachi Chemical Company, Ltd.	4. 3:30 PM - Reliability Investigation of Extremely Large Ratio Fan-Out Wafer-Level Package with Low Ball Density for Ultra-Short-Range Radar PuShan Huang, C.K. Yu, W.S. Chiang, M.Z. Lin, Y.H. Fang, M.J. Lin, N.W. Liu, Benson Lin, lan Hsu – MediaTeK, Inc.	4. 3:30 PM - Silicon Photonic 4X4 Switch with Flip-Chip Integrated Semiconductor Optical Amplifiers Fuad Doany, Nicolas Dupuis, Russell Budd, Laurent Schares, Christian Baks, Daniel Kuchta, Benjamin Lee – IBM Research
5. 3:55 PM - Ultrafast Laser Scribe: An Improved Metal and ILD Ablation Process Julia Chiu, Tyler Osborn, Aaron Gore – Intel Corporation; Daragh Finn, David Lord, Jon Mellen – Electro Scientific Industries, Inc.	5. 3:55 PM - Fatigue Behaviour of Lead-Free Solder Joints Under Combined Thermal and Vibration Loads Karsten Meier, Maria Winkler, Karlheinz Bock — Technical University of Dresden; David Leslie, Abhijit Dasgupta - University of Maryland	5. 3:55 PM - Y-Branched Multimode / Single-Mode Polymer Optical Waveguides for Low-Loss WDM MUX Device: Fabrication and Characterization Takaaki Ishigure, Tomoki Nakayama, Fukino Nakazaki, Hiroki Hama – Keio University
6. 4:20 PM - Reliability and Benchmark of 2.5D Non-Molding and Molding Technologies Yu-Hsiang Hsiao, Che-Ming Hsu, Yi-Sheng Lin, Chien-Lin Chang Chien – Advanced Semiconductor Engineering, Inc.	6. 4:20 PM - Prognostication of Accrued Damage and Impending Failure Under Temperature-Vibration in Automotive Electronics Pradeep Lall, Tony Thomas, Jeff Suhling – Auburn University	6. 4:20 PM - Vertically Stacked and Directionally Coupled Cavity-Resonator- Integrated Grating Couplers for Integrated- Optic Beam Steering Shogo Ura, Junichi Inoue – Kyoto Institute of Technology; Kenji Kintaka – National Institute of Advanced Industrial Science and Technology
7. 4:45 PM - Laser-Induced Trench Design, Optimisation and Validation for Restricting Capillary Underfill Spread in Advanced Packaging Configurations Gul Zeb, David Danovitch – University of Sherbrooke; Eric Turcotte – IBM Canada, Ltd.	7. 4:45 PM - Electrochemical Impedance Spectroscopy (EIS) for Monitoring the Water Load on PCBAs to Predict Electrochemical Migration Under DC Loads Simone Lauser, Theresia Richter – Robert Bosch GmbH; Rajan Ambat, Vadimas Verdingovas – Technical University of Denmark	7. 4:45 PM - CiB (Chip-in-Board) Optical Engine Module Using Advanced Fan-Out Package Technology Sang Yong Park, Jun Kyu Lee, Young Tae Kwon, Jong Heon, Nam Chul Kim, Chang Woo Lee, Jo Hyun Nam, Ji Ni Shim, Sung Hyuk Lee – NEPES Corporation

Program Session	ons: Thursday, May 30, 8:0	00-11:40 a.m.
Session 13: Technologies Enabling 3D and Heterogeneous Integration	Session 14: Fine Pitch Solder-Free Bonded Interconnects	Session 15: High-Bandwidth Packaging
Committee: Packaging Technologies	Committee: Interconnections	Committee: High-Speed, Wireless & Components
Session Co-Chairs: Peng Su Juniper Networks Email: pensu@juniper.net Subhash L. Shinde University of Notre Dame Email: sshinde@nd.edu	Session Co-Chairs: Chuan Seng Tan Nanyang Technological University Email: tancs@ntu.edu.sg Tom Gregorich Zeiss Semiconductor Manufacturing Technology Email: tom.gregorich@zeiss.com	Session Co-Chairs: P. Markondeya Raj Florida International University Email: mpulugur@fiu.edu Amit P. Agrawal Microsemi Corporation Email: amit.agrawal@microsemi.com
1. 8:00 AM - Active Interposer Technology for Chiplet-Based Advanced 3D System Architectures Perceval Coudrain, Jean Charbonnier, Rémi Vélard, Arnaud Garnier, Didier Lattard, Pascal Vivet, Fabienne Ponthenier, Thierry Mourier – CEA-LETI; Andrea Vinci – Intitek; Alexis Farcy – STMicroelectronics	1. 8:00 AM - Fine-Pitch (≤10 μm) Direct Cu-Cu Interconnects Using In-Situ Formic Acid Vapor Treatment Siva Chandra Jangam, Umesh Mogera, Pranav Ambhore, Subramanian S. Iyer – University of California; Adeel Bajwa, Tom Colosimo, Tom Palumbo, Dominick DeAngelis, Bob Chylak – Kulicke and Soffa, Inc.	I. 8:00 AM - Electrical Performance Limits of Fine-Pitch Interconnects for Heterogeneous Integration Ahmet Durgun, Zhiguo Qian, Kemal Aygun, Ravi Mahajan, Tim Tri Hoang, Sergey Shumarayev – Intel Corporation
2. 8:25 AM - Process Development of Power Delivery Through Wafer Vias for Silicon Interconnect Fabric Meng-Hsiang Liu, Amir Hanna, Yandong Luo, Zhe Wan, Subramanian S. Iyer – University of California, Los Angeles	2. 8:25 AM – Low-Temperature Cu Interconnect with Chip to Wafer Hybrid Bonding Guilian Gao, Laura Mirkarimi, Thomas Workman, Gill Fountain, Jeremy Theil, Gabe Guevara, Ping Liu, Bongsub Lee, Pawel Mrozek, Michael Huynh – Xperi Corporation; Catharina Rudolph, Thomas Werner, Anke Hanisch – Fraunhofer Institute for Reliability and Micro-Integration, IZM – ASSID	2. 8:25 AM - A High-Bandwidth Fine-Pitch 2.57Tbps/mm In-Package Communication Link Achieving 48fJ/Bit/mm Efficiency Nicolas Pantano, Geert Van der Plas, Pieter Bex, Philip Nolmans, Dimitrios Velenis, Eric Beyne – IMEC; Marian Verhelst – KU Leuven
3. 8:50 AM - Active Through-Silicon Interposer Based 2.5D IC Design, Fabrication, Assembly and Test Jayasanker Jayabalan, Vivek Chidambaram, Sharon Lim Pei Siang, Wang Xiangyu, Jong Ming Chinq, Surya Bhattacharya – Institute of Microelectronics	3. 8:50 AM - Cu Inter-Diffusion Behavior on Wafer-to-Wafer Hybrid Bonding Seokho Kim, Pilkyu Kang, Taeyeong Kim, Kyuha Lee Joohee Jang – Samsung Electronics Company, Ltd.	3. 8:50 AM - A New SI-PI Co-Simulation Approach for Efficient Consideration of Coupling Between PDN and SDN Heeseok Lee, Jisoo Hwang, Youngmin Shin – Samsung Electronics Company, Ltd.
	Refreshment Break: 9:15-10:00 a.m.	
4. 10:00 AM - System on Integrated Chips (SoIC) for Next-Generation Advanced System Integration Technology M.F. Chen, W.C. Chiou, F.C. Chen, C.H. Yu – Taiwan Semiconductor Manufacturing Company, Ltd.	4. 10:00 AM - Low-Resistance and High-Strength Copper Direct Bonding in No-Vacuum Ambient using Highly (111)-Oriented Nano-Twinned Copper Jing-Ye Juang, Kai-Cheng Shie, Yu-Jin Li, Chih Chen - National Chiao Tung University; K. N. Tu – University of California, Los Angeles	4. 10:00 AM - Signal Integrity of Submicron InFO Heterogeneous Integration for High-Performance Computing Applications Chuei-Tang Wang, Jeng-Shien Hsieh, Victor C. Y. Chang, Shih-Ya Huang, T. Ko, Han-Ping Pu, Douglas Yu – Taiwan Semiconductor Manufacturing Company, Ltd.
5. 10:25 AM - Die-to-Wafer (D2W) Processing and Reliability for 3D Packaging of Advanced Node Logic Luke England, Daniel Fisher, Katie Rivera, William Guthrie – GLOBALFOUNDRIES; Calvin Lee, Zeke Chen – Advanced Semiconductor Engineering, Inc.	5. 10:25 AM - Sub-10µm Pitch Hybrid Direct Bond Interconnect Development for Die-to- Die Hybridization John Mudrick, Jonatan Sierra-Suarez, Matthew B. Jordan, T.A. Friedmann, Robert Jarecki, M. David Henry – Sandia National Laboratories	5. 10:25 AM - 28GHz Band Pass Filter Using Through Fused Silica Via (TFV) Technology Renuka Bowrothu, Seahee Hwangbo, Yong Kyu Yoon – University of Florida; Anthony Ng'Oma, Cheolbok Kim – Corning, Inc.
6. 10:50 AM - Enabling Ultra-Thin Die to Wafer Hybrid Bonding for Future Heterogeneous Integrated Systems Alain Phommahaxay, Samuel Suhard, Pieter Bex, Serena Iacovo, John Slabbekoorn, Fumihiro Inoue, Lan Peng, Koen Kennes, Erik Sleeckx, Eric Beyne – IMEC	6. 10:50 AM - Cu Pillar with Nanocopper Caps: The Next Interconnection Node Beyond Traditional Cu Pillar Vanessa Smet, Ramon Sosa, Kashyap Mohan, Antonia Antoniou, Rao Tummala – Georgia Institute of Technology	6. 10:50 AM - Innovative Packaging Solutions of 3D Double Side Molding with System in Package for IoT and 5G Application Mike Tsai, Ryan Chiu, Dick Huang, Feng Kao, Eric He, J. Y. Chen, Simon Chen, Jensen Tsai, Yu-Po Wang — Siliconware Precision Industries Co., Ltd.
7. I1:15 AM - The Thermal Dissipation Characteristics of the Novel System-in-Package Technology (ICE-SiP) for Mobile Packages and 3D High-End Packages Taejoo Hwang, Dan (Kyung Suk) Oh, Eunseok Song, Jaechoon Kim, Jangwoo Lee, Seung Kon Mok, Kilsoo Kim – Samsung Electronics Company, Ltd.	7. 11:15 AM - Cu-Cu Bonding by Low- Temperature Sintering of Self-Healable Cu Nanoparticles Junjie Li, Qi Liang, Chen Chen, Tielin Shi, Guanglan Liao, Zirong Tang – Huazhong University of Science & Technology	7. I 1:15 AM - Enhancing Efficiency of Antenna-in-Package (AiP) by Through-Silicon-Interposer (TSI) with Embedded Air Cavity and Polyimide Dielectric Micro-Substrate Yunna Sun; Yunting, Sun, Jiangbo Luo, Huiying Wang, Zhuoqing Yang, Yan Wang, Guifu Ding – Shanghai Jiao Tong University, Kwangwoo Han - Samsung

Program Sessions: Thursday, May 30, 8:00-11:40 a.m.		
Session 16: Advanced Materials for High- Speed Electronics	Session 17: Materials and Design for Reliability of Next Generation Packages	Session 18: Warpage and Material Performance
Committee: Materials & Processing	Committee: Applied Reliability	Committee: Thermal/Mechanical Simulation & Characterization
Session Co-Chairs: Yoichi Taira Keio University Email: taira@appi.keio.ac.jp	Session Co-Chairs: Varughese Mathew NXP Semiconductors Email: Varughese.mathew@nxp.com	Session Co-Chairs: Pradeep Lall Auburn University Email: lall@auburn.edu
Yu-Hua Chen Unimicron Technology Corporation Email: yh_chen@unimicron.com	Lakshmi Narayan Ramanathan Microsoft Corporation Email: laramana@microsoft.com	Karsten Meier Technical University of Dresden Email: karsten.meier@tu-dresden.de
I. 8:00 AM - Low-Loss Glass Substrates Formulated with a Variety of Dielectric Characteristics for mm Wave Applications Kazutaka Hayashi, Nobutaka Kidera, Yoichiro Sato – AGC Inc.	I. 8:00 AM - Highly (III) Oriented Nanotwinned Cu for High Fatigue Resistance in Fan-Out Wafer-Level Packaging Yu-Jin Li, Chih-Han Tseng, I-Hsin Tseng — National Chiao Tung University; Benson Lin, Cia-Cheng Chang — Media	I. 8:00 AM - Improved Finite Element Modeling of Moisture Diffusion Considering Discontinuity at Material Interfaces in Electronic Packages Leila Saveri, Xuejun Fan – Lamar University; Rahul Joshi, Keith Newman – Advanced Micro Devices, Inc.
2. 8:25 AM - Evaluation of Fine-Pitch Routing Capabilities of Advanced Dielectric Materials for High-Speed Panel-RDL in 2.5D Interposer and Fan-Out Packages Shreya Dwarakanath, Fuhan Liu, Pulugurtha Markondeya Raj, Mohanalingam Kathaperumal, Rao R Tummala - Georgia Institute of Technology; Atsushi Kubo - Tokyo Ohka Kogyo Co; Daichi Okamaoto - Taiyo Ink Mfg. Co.	2. 8:25 AM - WLCSP Package/PCB Design for Board Level Reliability Improvement Jason Chiu, Kuo-Chin Chang, Pei-Haw Tsao, Steve Hsu, Mirng-Ji Lii – Taiwan Semiconductor Manufacturing Company, Ltd.	2. 8:25 AM - Study of Thermal Aging Behavior of Epoxy Molding Compound for Applications in Harsh Environments Adwait Inamdar, Alexandru Prisacaru, Martin Fleischman – Robert Bosch GmbH; Agnes Veres – Robert Bosch Kft; Bongtae Han – University of Maryland
3. 8:50 AM - Attenuation of High-Frequency Signals in Structured Metallization on Glass: Comparing Different Metallization Techniques With 24GHz Signals and Higher Frequencies Martin Letz, Matthias Jotz - SCHOTT AG; Matthias Jost, Holger Maune - Technische Universität Darmstadt, Alex Bruderer - Varioprint AG; Manuel Martina - Schweizer Electronics AG; Fetsuya Onishi - Grand Joint Technology Ltd.; Masatoshi Takayama - KOTO Electric Co.; Siddharth Ravichandran - Georgia Institute of Technology, Brandon Gore - Samtec Microelectronics	3. 8:50 AM - Assessing the Reliability of Highly Stretchable Interconnects for Flexible Hybrid Electronics Rajesh Sivasubramony, Ashwin Zachariah, Arun Raj, Mark Poliks Peter Borgesen - Binghamton University; Nancy Stoffel, David Shaddock, Liang Yin - GE Global Research	3. 8:50 AM - Warpage Variation Analysis and Model Prediction for Molded Packages Yuling Niu, Wei Wang, Zhijie Wang, Mark Schwarz, Ahmer Syed – Qualcomm Technologies, Inc.
	Refreshment Break: 9:15-10:00 a.m.	
4. 10:00 AM - The Highly Effective EMI Shielding Materials for Magnetic and Electric Wave Over the Wide Range of Frequency in Near Field Yoon-Hyun Kim, Seung Jae Lee, Kyu Jae Lee, Kisu Joo, Jung Woo Hwang, Se Young Jeong — Ntrium, Inc.; Hyun Ho Park — University of Suwon	4. 10:00 AM - The How and Why of Biased Humidity Tests with Copper Wire Amar Mavinkurve, Rene Rongen, Michiel VanSoestbergen, Orla O' Halloran, Mark Luke Farrugia, Leon Goumans, Erik Van Olst – NXP Semiconductors	4. 10:00 AM - Peridynamics for Predicting Thermal Expansion Coefficient of Graphene Erdogan Madenci, Atila Barut, Mehmet Dorduncu – The University of Arizona
5. 10:25 AM - Low-Loss NCF Material for High-Frequency Device Kazutaka Honda, Keiko Ueno, Nozomi Matsubara, Tsuyoshi Ogawa, Toshihisa Nonaka – Hitachi Chemical Company, Ltd.	5. 10:25 AM - In-Situ Photoelastic Measurement of Temperature Dependent Stresses in Copper Through-Glass Via (TGV) Substrate Chukwudi Okoro, William Furnas, Shrisudersan Jayaraman, Scott Pollard – Corning, Inc.	5. 10:25 AM - Machine Learning Approach to Improve Accuracy of Warpage Simulations in Ultra-Thin Packages Cheryl Selvanayagam and Nagarajan Raghavan – Singapore University of Technology and Design
6. 10:50 AM - In-Situ Redox Nanowelding of Copper Nanowires with Surfacial Oxide Layer as Solder for Flexible Transparent Electromagnetic Interference Shielding Xianwen Liang, Jianwen Zhou, Gang Li, Tao Zhao, Pengli Zhu, Rong Sun – Shenzhen Institutes of Advanced Technology; Ching-Ping Wong – Georgia Institute of Technology	6. 10:50 AM - Mechanical Properties and Microstructural Fatigue Damage Evolution in Cyclically Loaded Lead-Free Solder Joints Sinan Su, Md Mahmudur Chowdhury, Mohd Aminul Hoque, Sa'd Hamasha, Jeffrey C. Suhling, John Evans, Pradeep Lall – Auburn University	6. 10:50 AM - Study on Warpage of Fan-Out Panel Level Packaging (FO-PLP) Using Gen-3 Panel Faxing Che, Kaz Yamamoto, Srinivasa Rao Vempati, Nagendra Sekhar Vasarla – Institute of Microelectronics
7. I I:15 AM - High Conductive Compartment EMI Shielding Material with Jet-Dispensing Technology Xuan Hong, Qizhuo Zhuo, Xinpei Cao, Dan Maslyk, Juliet Sanchez – Henkel Corporation	7. II:15 AM - Improving Reliability of Si Interconnect Fabric (Si-IF) Niloofar Shakoorzadeh, Shiva Chandra Jangam, Pranav Ambhore, Han Chien, Amir Hannah, Subramanian Iyer – University of California	7. II:15 AM - Mechanical Properties of Intermetallic Compounds at Elevated Temperature by Nanoindentation Fan Yang, Sheng Liu, Zhiwen Chen – Wuhan University; Zhaoxia Zhou, Canyu Liu, Stuart Roberson, Changqing Liu – Loughborough University; Li Liu – Wuhan University of Technology

Program Sess	ions: Thursday, May 30, I:	30-5:10 р.m.
Session 19: MEMS, Sensors, & IoT	Session 20: Fan-Out and Heterogeneous Integration	Session 21: 5G, mm-Wave and Antenna-in- Package
Committee: Packaging Technologies	Committee: Interconnections	Committee: High-Speed, Wireless & Components
Session Co-Chairs: Joseph W. Soucy Draper, Inc. Email: Jsoucy@draper.com	Session Co-Chairs: Jean-Charles Souriau CEA-LETI Email: jcsouriau@cea.fr	Session Co-Chairs: Maciej Wojnowski Infineon Technologies Email: maciej.wojnowski@infineon.com
Ning Ge Consultant Email: Greene.ge@gmail.com	William Chen Advanced Semiconductor Engineering, Inc. Email: william.chen@aseus.com	Xiaoxiong Gu IBM Corporation Email: xgu@us.ibm.com
I. I:30 PM - A MEMS-Microphone in a Fan- Out Wafer Level Package Horst Theuss, Christian Geissler, Franz-Xaver Muehlbauer, Claus Von Waechter, Thomas Kilger, Juergen Wagner, Thomas Fischer, Ulf Bartl, Stephan Helbig, Alfred Sigl – Infineon Technologies	I. I:30 PM - Feasibility Study of Fan-Out Wafer-Level Packaging for Heterogeneous Integration John Lau, Ming Li, Margie Li – ASM Pacific Technology; Tong Chen, Iris Xu – JCAP	I. I:30 PM - Vivaldi Antenna Array Completely Fabricated Using Additive Manufacturing Vincens Gjokaj, Cameron Crump, John Albrecht, John Papapolymerou, Premjeet Chahal - Michigan State University
2. 1:55 PM - Fan-Out Wafer Level Packaging - A Platform for Advanced Sensor Packaging Tanja Braun, Karl-Friedrich Becker, Ole Holck, Ruben Kahle, Pascal Graap, Markus Wohrmann, Rolf Aschenbrenner – Fraunhofer IZM; Steve Voges, Marc Dreissigacker, Klaus-Dieter Lang – Technical University Berlin	2. 1:55 PM - Experiment of 22FDX® Chip Board Interaction (CBI) in Wafer Level Packaging Fan-Out (WLPFO) Jae Cho, Jens Paul, Simone Capecchi, Frank Kuechenmeister, Ta-Chien Cheng — GLOBALFOUNDRIES	2. I:55 PM - Novel Multicore PCB and Substrate Solutions for Ultra Broadband Dual Polarized Antennas for 5G Millimeter Wave Covering 28 GHz & 39 GHz Range Trang Thai, Sidharth Dalmia, Josef Hagn, Pouya Talebbeydokhti, Yossi Tsfati – Intel Corporation
3. 2:20 PM - 3D-MID Evaluation and Validation for Space Applications Etienne Hirt, Klaus Ruzicka – Art of Technology AG; Benedikt Wigger, Maximilian Barth, Rafet Saleh, Florian Janek – Hahn-Schickard; Ernst Muller – Institute for Microintegration, University of Stuttgart	3. 2:20 PM - FOWLP Design for Digital and RF Circuits Teck Lim — Institute of Microelectronics	3. 2:20 PM - 3D Glass Package-Integrated, High-Performance Power Dividing Networks for 5G Broadband Antennas Muhammad Ali, Atom Watanabe, TongHong Lin, Fuhan Liu, Manos Tentzeris, Rao Tummala – Georgia Institute of Technology; Markondeya Raj Pulugurtha – Florida International University
	Refreshment Break: 2:45-3:30 p.m.	
4. 3:30 PM - High-Temperature Pressure Sensor Package and Characterization of Thermal Stress in the Sensor and Operation up to 500 °C Nilavazhagan Subbiah, Qingming Feng, Kevin Ali Beltran Ramirez, Juergen Wilde – University of Freiburg, IMTEK; Gudrun Bruckner – CTR AG	4. 3:30 PM - Next-Generation of 2 to 7 Micron Ultra-Small Microvias for 2.5D Panel Redistribution Layer by Using Laser and Photolithography Technologies Fuhan Liu, Chandrasekharan Nair, Atom Watanabe, Bart H. DeProspo, Rao R. Tummala – Georgia Institute of Technology; Atsushi Kubo – Tokyo Ohka Kogyo Co., Ltd.	4. 3:30 PM - Advanced Wafer Level Package Solutions for 60GHz WiGig (802.11 ad) Telecom Infrastructure Dapeng Wu, Robin Dahlbäck, Erik Öjefors, Mats Carlsson – Sivers IMA AB
5. 3:55 PM - Development of 3D WLCSP With Black Shielding for Optical Finger Print Sensor for the Application of Full Screen Smart Phone Daquan Yu, Yichao Zou, Xirui Xu, Aihua Shi, Zhiyi Xiao – Huantian Technology (Kunshan) Electronics Co., Ltd.	5. 3:55 PM - Multiple RDL on Fan-Out Packages Yi Hang Lin, T.M. Lai, P.N. Kavle, C.H. Lin, T.J. Fang, F.C. Hsu, S.M. Chen, M.C. Yew, Shin Puu Jeng – Taiwan Semiconductor Manufacturing Company, Ltd.	5. 3:55 PM - Antenna and Module Design Considerations for mm-Scale IoT Devices at mm-Wave 5G Frequencies Arun Paidimarri, Duixian Liu, Christian Baks, Bodhisatwa Sadhu, Alberto Valdes-Garcia – IBM Corporation
6. 4:20 PM - Micro Fountain-Like Resonators Jianfeng Zhang, Jintang Shang, Bin Luo, Zhaoxi Su — Southeast University	6. 4:20 PM - Effects of Dielectric Curing Conditions on the Interfacial Adhesion of Cu RDL for Fan-Out Wafer Level Packaging Gahui Kim, Kirak Son, Dogeun Kim, Young-Bae Park - Andong National University; Seok-Hyun Lee – Samsung Electronics Company, Ltd.	6. 4:20 PM - Advanced Thin-Profile Fan- Out with Beamforming Verification for 5G Wideband Antenna ShengChi Hsieh, Lucus Chu, ChengYu Ho, ChenChao Wang – Advanced Semiconductor Engineering, Inc.
7. 4:45 PM - Novel Additively Manufactured Packaging Approaches for 5G/mm-Wave Wireless Modules Tong-Hong Lin, Aline Eid, Jimmy Hester, Bijan Tehrani, Manos Tentzeris – Georgia Institute of Technology; Jo Bito – Texas Instruments, Inc.	7. 4:45 PM - Al-Al Direct Bonding With Sub- µm Alignment Accuracy for Millimeter Wave SiGe BiCMOS Wafer Level Packaging and Heterogeneous Integration Matthias Wietstruck, Sebastian Schulze, Selin Tolunay Wipf, Christian Wipf, Mehmet Kaynak – Innovations for High Performance Microelectronics; Bernhard Rebhan, Peter Kerepesi, Helmut Kurz, Gerald Silberer, Josef Meiler – EV Group, Inc.	7. 4:45 PM - Integrated Compact Planar Inverted-F Antenna (PIFA) With a Shorting Via Wall for Millimeter-Wave Wireless Chipto-Chip (C2C) Communications in 3D-SiP Seahee Hwangbo, Renuka Bowrothu, Haein Kim – University of Florida

Program Sessions: Thursday, May 30, 1:30-5:10 p.m.		
Session 22: Advanced Substrates and Interconnect Technology	Session 23: High Bandwidth 3D & Photonics Integration	Session 24: Advancements in Solder Joint Characterization and Reliability Evaluation
Committee: Materials & Processing	Committee: Interconnection joint with Photonics	Committee: Applied Reliability
Session Co-Chairs: Mikel Miller EMD Performance Materials mikel.miller@emdgroup.com Kimberly Yess Brewer Science, Inc. kyess@brewerscience.com	Session Co-Chairs: Dingyou Zhang Broadcom, Inc. Email: dingyouzhang.brcm@gmail.com Takaaki Ishigure Keio University Email: ishigure@appi.keio.ac.jp	Session Co-Chairs: Scott Savage Medtronic Microelectronics Center Email: scott.savage@medtronic.com Pei-Haw Tsao Taiwan Semiconductor Manufacturing Company, Ltd. Email: PHTSAO@tsmc.com
I. I:30 PM - Temporary SiC-SiC Wafer Bonding Compatible with High Temperature Annealing Fengwen Mu, Tadatomo Suga, – University of Tokyo; Miyuki Uomoto, Takehito Shimatsu – Tohoku University	I. I:30 PM - A Highly Reliable I.4um Pitch Via-Last TSV Module for Wafer-to-Wafer Hybrid Bonded 3D-SOC Systems Stefaan Van Huylenbroeck, Joeri De Vos, Zaid El-Mekki, Geraldine Jamieson, Nina Tutunjyan, Karthik Muga, Michele Stucchi, Andy Miller, Gerald Beyer, Eric Beyne – IMEC	I. I:30 PM - Significant Elongation Improvement of Eutectic Sn58Bi Alloy Induced by In and Zn Double Addition Shiqi Zhou, Yu-An Shen, Hiroshi Nishikawa — Osaka University; Tiffani Uresti, Vasanth Shunmugasamy, Bilal Mansoor — Texas A&M University at Qatar
2. 1:55 PM - Ultra-Thin Glass to Ultrathin Glass Bonding Using Laser Sealing Approach Messaoud Bedjaoui, Jean Brun, Johnny Amiran – CEA- LETI	2. 1:55 PM - Nanoscale Topography Characterization for Direct Bond Interconnect Bongsub Lee, Pawel Mrozek, Gill Fountain, John Posthill, Jeremy Theil, Rajesh Katkar, Laura Mirkarimi – Xperi Corporation	2. 1:55 PM - Microstructural Evolution in SAC+X Solders Subjected to Aging Jing Wu, Jeffrey C. Suhling, Pradeep Lall – Auburn University
3. 2:20 PM - Development of Resins for Bumpless Interconnections and Wafer-On-Wafer (WOW) Integration Naoko Araki, Shinji Maetani – Daicel Corporation; Young Suk Kim, Shoichi Kodama – DISCO Corporation; C. Hsiao, H. Chang, C. Lin – Industrial Technology Research Institute; Takayuki Ohba – Tokyo Institute of Technology	3. 2:20 PM - Fabrication and Characterisation of Carbon-Based Interconnects for 3D ICs Andreas Nylander, Marlene Bonmann, Yifeng Fu, Andrei Voroblev, Johan Liu – Chalmers University of Technology; Jie Zhao, Zhibin Zhang – Uppsala University	3. 2:20 PM - Microstructure Signature Evolution in Solder Joints, Solder Bumps, and Micro-Bumps Interconnection in A Large 2.5D FCBGA Package During Thermo- Mechanical Cycling Tae-Kyu Lee, Richa Sharma, Greg Baty — Portland State University; Peng Su — Juniper Networks
	Refreshment Break: 2:45-3:30 p.m.	
4. 3:30 PM - Development of Novel Photosensitive Dielectric Material for Reliable 2.1 D Package Yune Kumazawa, Seiji Shika, Shunsuke Katagiri, Takuya Suzuki, Tsuyoshi Kida, Shu Yoshida – Mitsubishi Gas Chemical Company, Inc.	4. 3:30 PM - 3D Silicon Photonics Interposer for Tb/s Optical Interconnects in Data Centers with Double-Side Assembled Active Components and Integrated Optical and Electrical Through Silicon Via on SOI Bogdan Sirbu, Yann Eichhammer, Oppermann Hermann, Tolga Tekin – Fraunhofer Institute for Reliability and Microintegration, Victor Sidorov, Jochen Kraft – ANS AG; Xin Yin, Johan Bauwelinck – Interuniversitair Micro-Electronica Centrum IMEC; Christian Neumeyr – VERTILAS GmbH; Francisco Soares – Fraunhofer Heinrich-Hertz Institute	4. 3:30 PM - Long-Term Reliability of Solder Joints in 3D Memory ICs Under Near-Application Conditions Omar Ahmed, Golareh Jalivand, Hector Fernandez, Tengfei Jiang, Jessica Dieguez – University of Central Florida; Peng Su – Juniper Networks; Tae-Kyu Lee – Portland State University
5. 3:55 PM - An Advanced Solder Resist with Strong Adhesion and High Resolution for High-Density Packaging Sawako Shimada, Kazuya Okada, Tomoya Kudo, Chiho Ueta – Taiyo Ink Mfg. Co. Ltd.; Yuya Suzuki – Taiyo America, Inc.	5. 3:55 PM - Flip-Chip III-V-to-Silicon Photonics Interfaces for Optical Sensor Yves Martin, Jason S. Orcutt, Chi Xiong, Laurent Schares, Tymon Barwicz, Martin Glodde, Swetha Kamlapurkar, Eric J. Zhang, William M. J. Green – IBM Corporation; Victor Dolores-Calzadilla, Ariane Sigmund, Martin Moehrle – Fraunhofer Heinrich-Hertz Institute	5. 3:55 PM - Experimental Investigation of the Correlation Between a Load-Based Metric and Solder Joint Reliability of BGA Assemblies on System Level Fabian Schempp, Marc Dressler, Daniel Kraetschmer, Friederike Loerke – Robert Bosch GmbH; Juergen Wilde – University of Freiburg, IMTEK
6. 4:20 PM - Solution Method of Warpage Behavior for Ultra-Thin FC-CSP by Control of EMC Properties Chika Arayama, Takahiro Akashi, Yasunari Tomita, Naoki Kanagawa – Panasonic Corporation	6. 4:20 PM - Extremely Low-Profile Single Mode Fiber Array Coupler Suitable for Silicon Photonics Mitsuharu Hirano, Akira Furuya, Hideki Machida, Koichi Koyama, Yasunori Murakami, Kazunori Tanaka – Sumitomo Electric Industries, Ltd.	6. 4:20 PM - Fatigue Life Predictive Model Development for Decoupling Capacitors Joseph Ross, Kamal Sikka, Bakul Parikh – IBM Corporation
7. 4:45 PM - Innovative Socketable and Surface-Mountable BGA Interconnections Omkar Gupte, Kristie Teoh, Vanessa Smet, Rao Tummala – Georgia Institute of Technology	7. 4:45 PM - Micro Lens Array Assembly for Optical Organic Substrates Patrick Jacques, Richard Langlois – IBM Bromont; Koji Masuda, Masao Tokunari, Hsiang Han Hsu – IBM Tokyo Research Lab; Paul Fortier – IBM Corporation	7. 4:45 PM - A Study of Various Substrate Models and its Effect on Board-Level Solder Joint Reliability Van Lai Pham, Huayan Wang, Jiefeng Xu, Vishnu Veeraraghavan, Seungbae Park – Binghamton University; Yuling Niu – Qualcomn Technologies, Inc.; Charandeep Singh – Corning, Inc.

Program Sessions: Friday, May 31, 8:00-11:40 a.m.		
Session 25: Wafer Level Packaging Fan-In- Fan-Out Structure and Materials	Session 26: High-Speed Signaling for HPC and Memory	Session 27: Advanced Biosensors and Bioelectronics
Committee: Packaging Technologies	Committee: High-Speed, Wireless & Components	Committee: Emerging Technologies
Session Co-Chairs: Albert Lan Applied Material, Inc. Email: Albert_Lan@amat.com Christophe Zinck	Session Co-Chairs: Rockwell Hsu Cisco Systems, Inc. rohsu@cisco.com Jaemin Shin	Session Co-Chairs: Zhuo Li Fudan University Email: zhuo_li@fudan.edu.cn Jimin Yao
Advanced Semiconductor Engineering Inc. Email: Christophe.zinck@aseeu.com	Qualcomm Technologies, Inc. jaemins@qti.qualcomm.com	Intel Corporation Email: jimin.yao@intel.com
I. 8:00 AM - 3D Fan-Out Package Technology with Photosensitive Through Mold Interconnects Kentaro Mori, Soichi Yamashita, Takafumi Fukuda, Masahiro Sekiguchi, Hirokazu Ezawa, Shuzo Akejima — Toshiba Electronic Devices and Storage Corporation	I. 8:00 AM - Hybrid Prepreg Conventional Build-Up Laminate for I 12Gbit/s SerDes Kwang Won Choi, Edmund Blackshear, Eric Tremble, David Stone - GLOBALFOUNDRIES; Jean Audet - IBM Corporation; Keiichi Hirabayashi - Shinko Electric Industries Co., Ltd.	1. 8:00 AM - Microfabricated Biodissolvable Probe for Electrical Neural Signal Recording Sajay Bhuvanendran, Nair Gourikutty, Ruiqi Lim – Institute of Microelectronics, A*STAR
2. 8:25 AM - Effects of the Materials Properties of Epoxy Molding Films (EMFs) on Fan-Out Packages (FOPs) Characteristics SangMyung Shin, HanMin Lee, JunMo Kim, Tae-Ik Lee, Taek-Soo Kim, Youjin Kyung, Chem Minsu Jeong, Chem Kwangjoo Lee, Chem Kyung-Wook Paik – Korea Advanced Institute of Science and Technology	2. 8:25 AM - PI/SI Analysis and Design Approach for HPC Platform Applications Sungwook Moon, Chanmin Jo, Seungki Nam – Samsung Electronics Company, Ltd.	2. 8:25 AM – Stretchable, Implantable Nanomembrane Biosensor for Wireless, Real-Time Monitoring of Hemodynamics Robert Herbert, Woon-Hong Yeo – Georgia Institute of Technology
3. 8:50 AM - Mechanism of Moldable Underfill (MUF) Process for RDL-1st Fan- Out Panel Level Packaging Lin bu, Faxing Che, Vempati Srinivasa Rao, Xiaowu Zhang – Institute of Microelectronics	3. 8:50 AM - PoP LPDDR5 (6.4 Gbps) NTODT and I-Tap DFE for Signal Integrity Enhancement Sunil Gupta – Qualcomm Technologies, Inc.	3. 8:50 AM - A Wearable Passive pH Sensor for Health Monitoring Saikat Mondal, Saranraj Karuppuswami, Rachel Steinhornst, Premjeet Chahal – Michigan State University
	Refreshment Break: 9:15-10:00 a.m.	
4. 10:00 AM - Study of the Board Level Reliability Performance of a Large 0.3 mm Pitch Wafer Level Package Bernd Waidhas, Jan Proschwitz, Christoph Pietryga, Thomas Wagner, Beth Keser – Intel Corporation	4. 10:00 AM - OpenCAPI Memory Interface Signal Integrity Study for High-Speed DDR5 Differential DIMM Channel With Standard Loss FR-4 Material and SNIA SFF-TA-1002 Connector Biao Cai, Jose Hejase, Kyle Giesen, Junyan Tang, Brian Connolly, Kyu Hyoun(Kh) Kim, Daniel Dreps – IBM Corporation; Zhineng Fan, Rocky Huang, Luyun Yi, Qiaoli Chen, Yifan Huang, Stephen Smith – Amphenol ICC	4. 10:00 AM - Novel Packaging Structure and Processes for Micro-Size Thin Film Batteries (TFB) to Enable Miniaturized Healthcare Internet-of-Things (IoT) Devices Bing Dang, Qianwen Chen, Leanna Pancoast, Yu Luo, Hongqing Zhang, John Knickerbocker – IBM Corporation; Andy Shih, Barry Cheng, Kai Liu, Mengnian Nio, Simon Nieh – Front Edge Technology, Inc.
5. 10:25 AM - Study of Board Level Reliability of eWLB (Embedded Wafer Level BGA) for 0.35mm Ball Pitch Seung Wook Yoon, Yeow Kheng Lim, Seng Guang Chow, Kang Hai Lee, NW Liu, Yenyao Chi, Benson Lin – STATS ChipPAC Pte. Ltd.	5. 10:25 AM - Effectiveness of Equalization and Performance Potential in DDR5 Channels with RDIMM(s) Nanju Na, Thomas To – Xilinx, Inc.	5. 10:25 AM - Printed Temporary Transfer Tattoos for Skin-Mounted Electronics Samuli Tuominen, Matti Mäntysalo – Tampere University
6. 10:50 AM - Board Level Reliability Study of Fan-Out Single Die Package With 350um Bump Pitch Chieh Lung Lai, Gu Yan Lin, Tz Yuan Chao, Chun Hung Lu, Yih Sin Chen, Feng Lung Chien – Siliconware Precision Industries Co., Ltd.	6. 10:50 AM - Inductive Link for 3D Stacked Chip to Chip Communication Xiao Sun, Nicolas Pantano, Soon-Wook Kim, Geert Van der Plas, Eric Beyne – IMEC	6. 10:50 AM - Thermoset Polymers for Bioelectronic Interfaces: Engineering of Thermomechanical Properties Alexandra Joshi-Imre, Walter E. Voit, Joseph J. Pancrazio, Melanie Ecker – The University of Texas at Dallas
7. 11:15 AM - The Analysis for Bump Resistance Improvement by Optimizing the Sputter Condition Ming-Sin Su, C.N. Wang, T.L. Yang, W.C. Liu, J.M. Chiu, Y. F. Chen, Harry Ku, Kirin Wang, C.H. Su – Taiwan Semiconductor Manufacturing Company, Ltd.	7. II:15 AM - System Co-Design of a 600V GaN FET Power Stage With Integrated Driver in a QFN System-in-Package (QFN-SiP) Jie Chen, Yong Xie, Trombley Django, Rajen Murugan – Texas Instruments, Inc	7. I I:15 AM - Direct Heterogeneous Bonding of SiC to Si, SiO2, and Glass for High-Performance Power Electronics and Bio-MEMS Jikai Xu, Chenxi Wang, Qiushi Kang, Shicheng Zhou, Yanhong Tian – Harbin Institute of Technology

Program Sessions: Friday, May 31, 8:00-11:40 a.m.		
Session 28: Embedded Substrates and Integrated Technologies	Session 29: Electromigration and Innovative Reliability Test Methods	Session 30: Assembly and Process Modeling
Committee: Assembly and Manufacturing Technology	Committee: Applied Reliability	Committee: Thermal/Mechanical Simulation & Characterization
Session Co-Chairs: Christo Bojkov Qorvo, Inc. Email: cbojkov@qorvo.com John H. Lau ASM Pacific Technology	Session Co-Chairs: Keith Newman Advanced Micro Devices, Inc. Email: keith.newman@amd.com Pilin Liu Intel Corporation	Session Co-Chairs: Suresh K. Sitaraman Georgia Institute of Technology Email: suresh.sitaraman@me.gatech.edu Kuo-Ning Chiang National Tsinghua University
I. 8:00 AM - Development of Flexible Hybrid Electronics Using Reflow Assembly with Stretchable Film Weifeng Liu, William Uy, Alex Chan, Dongkai Shangguan – Flex, Ltd.; Andy Behr, Takatoshi Abe, Tomohiro Fukao – Panasonic Corporation	I. 8:00 AM - Effect of Intermetallic Compound Growth on Electromigration Failure Mechanism in Low-Profile Solder Joints Madanipour Hossein, Yi-Ram Kim, Choong-Un Kim – The University of Texas at Arlington; Ninad Shashane, Dibyajat Mishra, T. Noguchi, M. Yoshino, Luu Nguyen – Texas Instruments, Inc.	I. 8:00 AM - Explicit FE Failure Prediction of Interfaces and Interconnect in Potted Electronics Assemblies Subject to High-G Acceleration Loads Pradeep Lall, Kalyan Dornala – Auburn University; John Deep – Air Force Research Laboratory; Ryan Lowe – ARA
2. 8:25 AM - Highly Compact RF Transceiver Module using High Resistive Silicon Interposer With Embedded Inductors and Heterogeneous Dies Integration Gabriel Pares, Jean-Philippe Michel, Edouard Deschaseaux, Pierre Ferris, Ayssar Serhan, Alexandre Giry – CEA-LETI	2. 8:25 AM - Effect of Grain Orientation and Microstructure Evolution on Electromigration in Flip-Chip Solder Joint Xing Fu, Ruohe Yao – South China University of Technology; Yunfei En, Bin Zhou, Si Chen, Yun Huang – CEPREI	2. 8:25 AM - Numerical Simulation on the Formation Process of Metal Droplets by Pneumatic Diaphragm Drop-On-Demand Technology Kun Ma, Sheng Liu, Zhiwen Chen, Chunxi Wang, Li Liu – Wuhan University of Technology
3. 8:50 AM - Process Induced Wafer Warpage Optimization for Multi-Chip Integration on Wafer Level Molded Wafer Chen-Yu Huang, Daniel Ng, Hung-Ho Lee, Vito Lin, Chang-Fu Lin, C. Key Chung – Siliconware Precision Industries Co., Ltd	3. 8:50 AM - Highly (III)-Oriented Nanotwinned Cu for Redistribution Lines in 3D IC With High Electromigration Resistance I-Hsin Tseng, Chih-Han Tseng, Yu-Jin Li – National Chiao Tung University; Benson Lin, Chia-Cheng Chang – MediaTek, Inc.	3. 8:50 AM - On the Curing-Induced Residual Stresses After Molding Processes: Mold Shrinkage, Chemical Shrinkage or Both? Bongtae Han, Changsu Kim, Sukrut Phansalkar – The University of Maryland
	Refreshment Break: 9:15-10:00 a.m.	
4. 10:00 AM - Improvement Structure for Package Substrate with Embedded Thin Film Capacitor Tomoyuki Akahoshi, Daisuke Mizutani – Fujitsu Laboratories, Ltd.; Kei Fukui, Shogo Yamawaki, Hidehiko Fujisaki – Fujitsu Interconnect Technologies, Ltd.; Manabu Watanabe, Masateru Koide – Fujitsu Advanced Technologies, Ltd.	4. 10:00 AM - Non-Destructive Failure Analysis of Various Chip to Package Interaction Anomalies in FCBGA Packages Subjected to Temp Cycle Reliability Testing Vishnu V. B. Reddy, I. Charles Ume – Georgia Institute of Technology; Jaimal Williamson, Luu Nguyen –Texas Instruments, Inc.	4. 10:00 AM - Realistic Solder Joint Geometry Integration with Finite Element Analysis for Reliability Evaluation of Printed Circuit Board Assembly Chun Sean Lau, Ning Ye, Hem Takiar – Western Digital Corporation
5. 10:25 AM - 3D Packaging with Embedded High-Power-Density Passives for Integrated Voltage Regulators Teng Sun, Robert Spurney, Atom Watanabe, Himani Sharma, Rao Tummala – Georgia Institute of Technology; Pulugurtha Markondeya – Florida International University; Furukawa Yoshihiro - Nitto Denko Corporation	5. 10:25 AM - Assessment of Accelerometer Versus LASER for Board Level Vibration Measurements Varun Thukral, Maëlle Cahu, Jeroen Zaal, Jeroen Jalink, Romuald Roucou, Rene Rongen – NXP Semiconductors	5. 10:25 AM - Multi-Physics Modelling and Experimental Investigation - An Original Approach for Laser-Dicing/Grooving Process Optimization Jeff Moussodji, Dominique Drouin - University of Sherbrooke; Oswaldo Chacon, Francis Santerre - IBM Corporation
6. 10:50 AM - A Novel Panel Level Double Side-Embedded Package for Small Size Power Devices Kunpeng Ding, Mian Huang – Shenzhen Siptory Technologies Co., Ltd; Zhichao Wu, Jian Cai – Tsinghua University; Bowei Zhang – Wuxi Sky Chip Interconnection Technology Co., Ltd.	6. 10:50 AM - Effect of Process Parameters on the Long-Run Print Consistency and Material Properties of Additively Printed Electronics Pradeep Lall, Amrit Abrol, Nakul Kothari, Jeff Suhling – Auburn University	6. 10:50 AM - Thermal Characteristics of Vertically Integrated GaN/SiC-on-Si Assemblies: A Comparative Study Kimmo Rasilainen, Christian Fager - Chalmers University of Technology; Per Ingelhag, Peter Melin - Ericsson AB; Torbjörn M. J. Nilsson - Saab AB; Mattias Thorsell - Chalmers University of Technology
7. 11:15 AM - EMI Shielding on Electronic Packages Realized by Electrolytic Plating Mustafa Öezköek, Eckart Klusmann, Sven Lamprecht – Atotech Germany GmbH; Katharina Krefft, – Qualcomm Technologies, Inc.	7. II:15 AM A Viscoplastic-Based Fatigue Reliability Model for the Polyimide Dielectric Thin Film Yu-Chen Chang, Tz-Cheng Chiu – National Cheng Kung University; Yu-Ting Yang, Yi-Hsiu Tseng, Xi-Hong Chen – Advanced Semiconductor Engineering, Inc.	7. II:15 AM - Comprehensive Investigation on Warpage Management of FOPLP with Multi Embedded Ring Designs Chang-Chun Lee, Yan-Yu Liou, Pei-Chen Huang — National Tsing Hua University; Fussen Hsu, Puru Bruce Lin, Cheng-Ta Ko, Yu-Hua Chen — Unimicron Technology Corporation

Program Ses	sions: Friday, May 31, 1:30	0-5:10 p.m.
Session 31: Automotive and Power Packaging	Session 32: Power and Panel Assembly	Session 33: Thermal-Mechanical Simulation for Fan-Out, Flip Chip, and WLCSP
Committee: Packaging Technologies	Committee: Assembly and Manufacturing Technology	Committee: Thermal/Mechanical Simulation & Characterization
Session Co-Chairs: Young-Gon Kim Integrated Device Technology, Inc. Email: Young.Kim@idt.com Kuo-Chung Yee Taiwan Semiconductor Manufacturing Company Ltd. Email: kcyee@tsmc.com	Session Co-Chairs: Habib Hichri SUSS MicroTec Photonic Systems, Inc. Email: Habib.Hichri@suss.com Shichun Qu Renesas Electronics America Email: Shichun.qu.uj@renesas.com	Session Co-Chairs: Ning Ye Western Digital Email: ning.ye@wdc.com Wei Wang Qualcomm Technologies, Inc. Email: weiwng@qti.qualcomm.com
I. 1:30 PM - Development of High Power and High Junction Temperature SiC Based Power Packages Gongyue Tang, Ching Wai Leong, Teck Guan Lim, Zhaohui Chen, Yong Liang Ye, Ravinder Pal Singh, Lin Bu, Boon Long Lau, Tai Chong Chai, Kazunori Yamamoto, Xiaowu Zhang – Institute of Microelectronics	I. I:30 PM - An RDL-First Fan-Out Panel Level Package for Heterogeneous Integration Applications Yu-Min Lin, Sheng-Tsai Wu, Ang-Ying Lin, Shin-Yi Huang, Tao-Chih Chang – Industrial Technology Research Institute; Chun-Min Wang, Puru Bruce Lin, Cheng-Ta Ko - Unimicron; Chia-Hsin Lee – Brewer Science, Inc.; Kuan- Neng Chen – National Chiao Tung University	I. 1:30 PM - A Sequential Finite Volume Method / Finite Element Analysis of a Power Electronic Semiconductor Chip Mario Gschwandl, Peter Fuchs – Polymer Competence Center Leoben GmbH; Thomas Antretter – Montanuniversitaet Leoben; Martin Pfost – Technical University of Dortmund; Tao Qi, Thomas Krivec – AT & S Austria Technologie & Systemtechnik Aktiengesellschaft; Angelika Schingale – Continental Automotive GmbH
2. I:55 PM - Development for Highly Heat Resistant Joint Materials on Exhaust Gas Sensor; SiC-FET-type NOx Sensor and SAW- Type PM Sensor Chiko Yorita, Nobuyuki Ushifusa, Yoshitaka Sasago, Atsushi Isobe, Takahiro Odaka, Shigenobu Komatsu – Hitachi Chemical Company, Ltd.; Kenji Okishiro, Yuta Sugiyama – Hitachi Metals, Ltd.	2. 1:55 PM - High Yield Precision Transfer and Assembly of GaN µLEDs Using Laser Assisted Micro Transfer Printing Goutham Ezhilarasu, Amir Hanna, Subramanian Iyer — University of California, Los Angeles; Ajit Paranjpe — Veeco Instruments, Inc.	2. 1:55 PM - Failure Life Prediction of Wafer Level Packaging Using DoS with AI Technology P.H. Chou, X.Y. Hsiao, K. N. Chiang – National Tsing Hua University
3. 2:20 PM - Innovative Flip-Chip Package Solutions for Automotive Applications Tom Tang, David Ho, Mark Liao, Jensen Tsai, Yu-Po Wang, Boxiang Fang – Siliconware Precision Industries Co., Ltd.	3. 2:20 PM – High-Density Flexible Substrate Technology with Thin-Chip Embedding and Partial Carrier Release Option for IoT and Sensor Applications Kai Zoschke, Piotr Mackowiak, Ha-Duong Ngo, Christian Tschoban, Carola Fritsche, Kevin Kröhnert, Thorsten Fischer, Ivan Ndip – Fraunhofer IZM; Klaus- Dieter Lang – Technical University Berlin	3. 2:20 PM - Thermal Cycling Simulation and Sensitivity Analysis of Wafer Level Chip Scale Package with Integration of Metal-Insulator-Metal Capacitors Yong Liu, Bill Chen – ON SEMICONDUCTOR; Yi Zhou, Suresh K. Sitaraman – Georgia Institute of Technology
	Refreshment Break: 2:45-3:30 p.m.	
4. 3:30 PM - Reliability of Laminated Bond Structure Using (Cu,Ni)/Sn TLP Bonding With Al Interlayer for High-Temperature Power Electronics Packaging Yanghe Liu, Shailesh Joshi, Ercan M. Dede – Toyota Motor Engineering & Manufacturing North America Chemical Company, Inc.	4. 3:30 PM - Advance Embedded Packaging for Power Discrete Device Jiaren Huo, Guanqiang Song, Juntao Wang – Wuxi Sky Chip Interconnection Technology Co., Ltd.	4. 3:30 PM - Effect of Time-Dependent Bulk Modulus on Reliability Assessment of Automotive Electronic Control Unit Hyun Seop Lee, Bongtae Han – University of Maryland
5. 3:55 PM - Silver Sintering on Organic Substrates for the Embedding of Power Semiconductor Devices Alexander Schiffmacher, Lorenz Litzenberger, Juergen Wilde – University of Freiburg, IMTEK; Till Huesgen – Hochschule Kempten, University of Applied Science	5. 3:55 PM - Large Panel Size Bonder with High Performance and High Accuracy Hubert Selhofer, Hugo Pristauz, Andreas Mayr – Besi Austria GmbH	5. 3:55 PM - Thermal and Mechanical Simulations for Fan-out Wafer-Level Packaging Technology: Introduction of a "Solder Heatsink Loic Marnat, Mathilde Cartier, Gabriel Pares, Dominique Noguet – CEA-LETI
6. 4:20 PM – High-Temperature Resistant Packaging Technology for SiC Power Module by using Ni Micro-Plating Bonding Kohei Tatsumi, Isamu Morisako, Keiko Wada, Minoru Fukumori, Tomonon Iizuka – Waseda University; Nobuaki Sato, Koji Shimizu, Kazutoshi Ueda – Mitsui High-Tec Inc.; Masayuki Hikita – Kyushu Institute of Technology; Rikiya Kamimura – Kitakyushu Foundation for the Advancement of Industry Science and Technology; Naoki Kawanabe – WALTS Co., LTD; Kazuhiko Sugiura, Kazuhiro Tsuruta – Denso Corporation; Keiji Toda – Toyota Motor Corporation	6. 4:20 PM - Advances in High-Speed Plating for Vertical Glass Panel Fine-Line Plating Claudia Landstorfer, Herbert Ötzlinger, Christian Dunkel, Tetsuya Onishi, Raoul Schroeder – Semsysco	6. 4:20 PM - Wafer Level Warpage Modelling and Validation for FOWLP Considering Effects of Viscoelastic Material Properties under Process Loadings Zhaohui Chen, Xiaowu Zhang – A*STAR Institute of Microelectronics
7. 4:45 PM - Pb-Free, High Thermal and Electrical Performance Driven Die Attach Material Development for Power Package Byong Jin Kim, DongSu Ryu, Hyeong II Jeon, Weng Tuck Chim, JinYoung Khim, Muhammad Hadhari Hazellah – Amkor Technology, Inc.	7. 4:45 PM - Study of the Properties of AIN PMUT used as a Wireless Power Receiver Dan Gong, Shenglin Ma, Han Cai, Xinxin Hu – Xiamen University; Yunheng Sun, Yihsiang Chiu, Huan Liu, Yufeng Jin – Peking University	7. 4:45 PM - Ultra-thin Package Board Level Drop Impact Modeling and Validation Shu-Shen Yeh, Po-Yao Lin, Ming-Chih Yew, Wen-Yi Lin, K. C. Lee, C. C. Yang, J. H. Wang, P. C. Lai, Chia- Kuei Hsu, Shin-Puu Jeng — Taiwan Semiconductor Manufacturing Company

Program Sessions: Friday, May 31, 1:30-5:10 p.m.				
Session 34: Emerging Materials and Processing	Session 35: New Interconnects for Package Scaling	Session 36: RF & Power Components and Modules		
Committee: Materials & Processing joint with Applied Reliability	Committee: Interconnections	Committee: High-Speed, Wireless & Components		
Session Co-Chairs: Ziyin Lin Intel Corporation Email: ziyin.lin@intel.com	Session Co-Chairs: David Danovitch University of Sherbrooke Email: David.Danovitch@USherbrooke.ca	Session Co-Chairs: Yong-Kyu Yoon University of Florida Email: ykyoon@ece.ufl.edu		
Dwayne Shirley Inphi Email: shirley@ieee.org	Katsuyuki Sakuma IBM Corporation Email: ksakuma@us.ibm.com	Craig Gaw NXP Semiconductor Email: c.a.gaw@ieee.org		
I. I:30 PM - Flexible Graphene-Glass Fiber Composite Film with Ultra-High Thermal Conductivity and Mechanical Strength as Highly Efficient Thermal Interface Materials Xiaoliang Zeng, Linlin Ren, Rong Sun – Shenzhen Institutes of Advanced Technology; Jianbin Xu – The Chinese University of Hong Kong; Ching-Ping Wong – Georgia Institute of Technology	I. I:30 PM - Development of 2.3D High Density Organic Package Using Low Temperature Bonding Process with Sn-Bi Solder Shota Miki, Hiroshi Taneda, Naoki Kobayashi, Kiyoshi Oi, Koji Nagai, Toshinori Koyama – Shinko Electric Industries Co., Ltd.	I. 1:30 PM - Multilayer Trench Decoupling Capacitor Using Stacked Layers of BST and LNO Todd Schumann, Sheng-Po Fang, Yong-Kyu Yoon – University of Florida; Jongmin Yook, Dongsu Kim – Korea Electronics Technology Institute		
2. I:55 PM - Highly Thermal Conductive and Electrically Insulated Graphene Based Thermal Interface Material with Long-Term Reliability Nan Wang, Lilei Ye – SHT Smart High Tech AB; Shujing Chen – Shanghai University; Johan Liu – Chalmers University of Technology	2. 1:55 PM - PowerTherm Attachment Process for Power Delivery and Heat Extraction in the Silicon-Interconnect Fabric Pranav Ambhore, Boris Vaisband, Umesha Mogera, Ujash Shah, Timothy Fisher, Mark Goorsky, Subramaniam Iyer – University of California Los Angeles	2. 1:55 PM - System Co-Design of a High-Current (40A) Synchronous Step-Down Converter in an Innovative Multi-Chip Module (MCM) in LGFN-Type Packaging Technology Todd Harrison, Jie Chen, Rajen Murugan – Texas Instruments, Inc.		
3. 2:20 PM - Design of Mixed Spherical and Platelet h-BN Particles Filled Polymer-Based Thermal Interface Material for Power Electronics with Enhanced Thermal Conductivity by Finite Element Modeling and Experimental Characterization Han Jiang, Han Zhou, Stuart Robertson, Zhaoxia Zhou, Changqing Liu – Loughborough University	3. 2:20 PM - Interconnect Scheme for Die-to-Die and Die-to-Wafer Level Heterogeneous Integration for High-Performance Computing Rabindra Das, Vladimir Bolkhovsky, Christopher Galbraith, Daniel Oates, Scott Zarr, Jason Plant, Terence Weir, Leonard Johnson, Eric Dauler – MIT Lincoln Laboratory	3. 2:20 PM - Integrating Solid-State Protection With a RF-MEMS Switch for Achieving ESD Robustness Srivatsan Parthasarathy, Padraig Fitzgerald, Javier Salcedo, Ray Goggin, Jean-Jacques Hajjar – Analog Devices, Inc.		
	Refreshment Break: 2:45-3:30 p.m.			
4. 3:30 PM - Wafer-Level Integration of Thin Silicon Bare Dies within Flexible Label Jean-Charles Souriau Ahmad Itawi, Laëtitia Castagné – CEA-LETI	4. 3:30 PM - Ultra-Wide Micro Bumps Interconnection Matrix for High-Energy Particle Detection: Process and Assembly Jean Charbonnier, Myriam Assous, Thierry Mourier, Celine Ribière, Pierre Tissier, Remi Coquand, Mehmet Bicer, Gabriel Pares – CEA-LETI	4. 3:30 PM - A "Zero Height" Small- Size Low-Cost RF Interconnect Substrate Technology for RF Front Ends For M.2 Modules and Sip Sidharth Dalmia, Kirthika Nahalingam, Swathi Vijayakumar, Pouya Talebbeydokhti – Intel Corporation		
5. 3:55 PM - Laser Sintering of Aerosol Jet Printed Conductive Interconnects on Paper Substrates Mohammed Alhendi, Darshana Weerawame, Jack Lombardi, Mark Poliks – Binghamton University; Azar Alizadeh – General Electric	5. 3:55 PM - Growth Behavior and Orientation Evolution of Cu6Sn5 Grains During the Formation of Full IMC Micro Interconnects Ning Zhao, Shi Chen, Yunpeng Wang, Haitao Ma – Dalian University of Technology; C.M.L. Wu – City University of Hong Kong	5. 3:55 PM - Open and Closed Loop Inductors for High Efficiency System on Package Integrated Voltage Regulators Claudio Alvarez, Mohamed Bellaredj, Madhavan Swaminathan – Georgia Institute of Technology		
6. 4:20 PM - In-Situ Investigation of Organic Additive Interactions in Copper Electroplating Solutions with Surface Enhanced Raman Spectroscopy (SERS) Nithin Nedumthakady, Bartlet DeProspo, Himani Sharma, Sajanlal Panikkanvalappil, Rao Tummala – Georgia Institute of Technology; Nasrin Hooshmand – Georg, Rahul Manepalli, Sashi Kandanur – Intel Corporation	6. 4:20 PM - Development of a No Reflow Cu Pillar Bump to Improve Chip/Package Interactions (CPI) Process and Reliability Performance Jiunn Jie Wang, Yen Neng Wang, Feng Lung Chien, Rick Lee, Kuei Hsiao Kuo – Siliconware Precision Industries Co., Ltd.	6. 4:20 PM - RF Inductors Integrated in Organic Packaging Denis Mercier, Jean-Philippe Michel, Christine Raynaud, Christophe Billard – CEA-LETI		
7. 4:45 PM - C4 Compatible Ultra-Thick Cu On-Chip Magnetic Inductor Architecture Integrated with Advanced Polymer/Cu Planarization Process Chien-Hsien Kuo, Rolance Yang, Chien-Chih Kuo, Hon-Lin Huang, Harry Ku, Kirin Wang, K.Y. Wu, J.Y. Wu, Y.N. Chen, K.S. Yuan, C.B. Jan, G.C. Huang, T.C. Chang, C.C. Hsu, C.L. Chang, K.C. Liu, Alex Kalnitsky, Marvin Liao – Taiwan Semiconductor Manufacturing Company Ltd.	7. 4:45 PM - A Novel Interconnection Technology Using Ultra-Thin Under Barrier Metal for Multiple Chip-on-Chip Stacking Structure Satoru Wakiyama, Takuya Nakamura, Kan Shimizu, Masataka Maehara, Toshihiko Hayashi, Kentaro Akiyama, Junichiro Fujimagari, Tomohiro Ohkubo, Atsushi Fujiwara, Hayato Iwamoto – Sony Semiconductor Solutions Corporation	7. 4:45 PM - Optimal Package Capacitor Hook Up Strategies for Power Delivery Network Abinash Roy, Aniket Patil – Qualcomm Technologies, Inc.		

Wednesday, May 29, 2019

Session 37: Interactive Presentations I Time: 9:00 AM – I I:00 AM

Committee: Interactive Presentations

Session Co-Chairs: Nam Pham IBM Corporation Email: npham@us.ibm.com

Pavel Roy Paladhi IBM Corporation

Email: Pavel.Roy.Paladhi@ibm.com

Comprehensive Solution for Micro Bump Coplanarity Control

Chun-Chen Liu, Max Chen, Ann Hsu, Rung-De Wang, Bin-En Ho, Chin-Yu Ku, Kirin Wang, Calvin Lu, K.C. Liu, De-Dui Liao — Taiwan Semiconductor Manufacturing Co., Ltd.

Structural Enhancement for a CMOS-MEMS Microphone Under Thermal Loading by Taguchi Method

Chun-Lin Lu, Meng-Kao Yeh – National Tsing Hua University

A Methodology to Correct In-Fixture Measurement of Impedance by a Machine Learning Model

Bo-Siang Fang, Cha-Chu Lai, Ying-Wei Lu, Kuan-Ta Chen, Don-Son Jiang – Siliconware Precision Industries Co., Ltd.

Material and Structure Design Optimization for Panel-Level Fan-Out Packaging

Dao-Long Chen – Advanced Semiconductor Engineering, Inc.

A High Entropy Alloy as Very Low Melting Point Solder for Advanced Electronic Packaging

Li Pu, Xiuchen Zhao, Zhuangzhuang Hou - Beijing Institute of Technology; Quanfeng He, Yong Yang – City University of Hong Kong; King-Ning Tu – University of California, Los Angeles

A Versatile Fan-Out Infrastructure Based on Die-Stencil Substrate Promoted by an Advanced Multifunctional Temporary Bonding Material

Xiao Liu, Baron Huang, Hong Zhang, Lisa Kirchner, Rama Puligadda, Tony Flaim – Brewer Science, Inc.

Low-Temperature and Pressureless Microfluidic Electroless Bonding Process for Vertical Interconnections

H. T. Hung, S. Yang, I. A. Weng, C.R. Kao – National Taiwan University; Y. H. Chen – Unimicron Technology Corporation

3D Integration of CMOS-Compatible Surface Electrode Ion Trap and Silicon Photonics for Scalable Quantum Computing

Jing Tao, Yu Dian Lim, Nam Piau Chew – Nanyang Technological University; Hong Yu Li, Anak Agung Alit Apriyana, Lin Bu – IME.A-STAR; Peng Zhao, Chuan Seng Tan – Nanyang Technological University; Luca Guidoni – University Paris Diderot

RTD Sensor Based Approach for Maintaining Thermal Uniformity During TCB Process

Salwa Ben Jemaa, Julien Sylvestre – University of Sherbrooke; Pascale Gagnon, IBM

Fully-Filled, Highly-Reliable Fine-Pitch Interposers with TSV Aspect Ratio > 10 for Future 3D-LSI/IC Packaging

M. Mariappan, T. Fukushima, K. Mori, A. Nakamura, Y. Lee, M. Motoyoshi, J. C. Bea, M. Koyanagi – Global INTegration Initiative; S. Watariguchi – Meltex, Inc.

Wireless Transfer of Power and Data via a Single Resonant Inductive Link

Yi-Chen Hsieh, Lih-Tyng Hwang, Shiang-Hwua Yu – National Sun Yat-Sen University

Adaptive Patterning of Optical and Electrical Fan-Out for Photonic Chip Packaging

Ahmed Elmogi, Andres Desmet, Jeroen Missinne, Hannes Ramon, Joris Lambrecht Peter De Heyn, Marianna Pantouvaki, Joris Van Campenhout, Geer Van Steenberge – Ghent University

Low Surface Reflectance at Near Infrared Wavelength Thermoplastic Optical Lens Without AR Coating

Sho Yakabe, Takuro Watanabe, Takayuki Shimazu
– Sumitomo Electric Industries, Ltd.; Ryohei Hokari,
Kazuma Kurihara – National Institute of Advanced
Industrial Science and Technology

Characterization of Aerosol Printed Copper and Silver Nanoparticle Inks for Millimeter-Wave Applications

Cameron Crump, Christopher Oakley, John Albrecht, John Papapolymerou, Premjeet Chahal – Michigan State University; Kyle Byers – Honeywell International, Inc.

Characterization of Fine-Pitch Hybrid Bonding Pads Using Electrical Misalignment Test Vehicle

Imed Jani, Didier Lattard, Pascal Vivet, Edith Beigné, Lucile Arnaud – CEA-LETI; Alexis Farcy, Joris Jourdan, Yann Henrion, Emilie Deloffre, Haim Bilgem – STMicroelectronics

3D Printed Interposer Layer for High-Density Packaging of IoT Devices

Saikat Mondal, Mohd. Ifwat Mohd. Ghazali, Kanishka Wijewardena, Deepak Kumar, Premjeet Chahal – Michigan State University

New Developments of Copper Plating Technology for Embedded Power Chip Packages

Yung- Da Chiu - Advanced Semiconductor Engineering Inc.

Moisture Dependent Mechanical Behavior of Underfill Encapsulants

Promod Chowdhury, Jeffrey C. Suhling, Pradeep Lall – Auburn University

Effects of Electromigration on Microstructural Evolution and Mechanical Properties of Preferred Orientation IMC Interconnects for 3D Packaging

 $\label{eq:mingliang} \mbox{Mingliang Huang, Lin Zou - Dalian University of} \\ \mbox{Technology}$

Telemetry for Implantable Biosensors

Ryan Green, Erdem Topsakal – Virginia Commonwealth University

Low-Temperature Cu-Cu Bonding using Nano-Cu Paste Sintering in Pt-Catalyzed Formic Acid Vapor

Fengwen Mu, Tadatomo Suga – The University of Tokyo; Hui Ren, Lei Liu – Tsinghua University, Yinghui Wang – Institute of Microelectronics, Chinese Academy of Sciences; Guisheng Zou – Tsinghua University

Ultra-Thin QFN-Like 3D Package with 3D Integrated Passive Devices

Ayad Ghannam – 3DiS Technologies; Niek van Haare, Birgit Brandstatter, Sebastiaan Kersjes- Besi; Julian Bravin – EV Group; Philippe Meunier – NXP Semiconductors

3D Glass Panel Embedding (GPE) for Superior Bandwidth, Power-Efficiency and Cost than Current Approaches

Siddharth Ravichandran, Fuhan Liu, Vanessa Smet, Mohanalingam Kathaperumal, Rao Tummala – Georgia Institute of Technology; Shuhei Yamada – Murata Manufacturing Co., Ltd.

Paul lo Ting Zheng Muhannad Bakir – Georgia

Paul Jo, Ting Zheng, Muhannad Bakir – Georgia Institute of Technology

Highly Energy Efficient Low Leakage Current RF Tunable Capacitors using Silver Doped Barium Strontium Titanate

Todd Schumann, Kyoung-Tae Kim, Sheng-Po Fang Yong-Kyu Yoon – University of Florida

High-Temperature Aging Effects in SAC and SAC+X Lead Free Solders

Mohmmad Alam, KM Rafidh Hassan, Jeffrey C. Suhling, Pradeep Lall – Auburn University

Wednesday, May 29, 2019

Session 38: Interactive Presentations 2 Time: 2:00 PM - 4:00 PM

Committee: Interactive Presentations

Session Co-Chairs:
Pat Thompson
Texas Instruments, Inc.
Email: patrick.thompson@ti.com

Rao Bonda Amkor Technology, Inc. Email: rao.bonda@amkor.com

Laundering Reliability of Electrically Conductive Fabrics for E-Textile Applications

Jeffrey Lee – Integrated Service Technology, Inc.; Weifeng Liu – Flex, Ltd.

Preconditioning Technologies for Sputtered Seed Layers in FOPLP

Johannes Weichart, Jürgen Weichart, Andreas Erhart – Evatec Corporation; Lars Boettcher – Fraunhofer IZM; Kay Viehweger – Fraunhofer IZM ASSID

Impact of Thermal Boundary Resistance on the Thermal Design of GaN-on-Diamond HEMTs

Huaixin Guo, Yuechan Kong, Tangsheng Chen – Nanjing Electronic Devices Institute

Measuring the Electric Properties of Thin-Film Shape Memory Polymers in Physiological Conditions

Daniel Del Nero, Alexandra Joshi-Imre, Walter Voit – University of Texas at Dallas

Evaluation of WLP Dielectrics for High Voltage Applications

Marcus Paeck, Michael Toepper – Fraunhofer IZM

Mitigating the Effects of Microvortices in High-Re Deterministic Lateral Displacement by using Symmetric Airfoil-Shaped Pillars

Brian Dincau, Kawkab Ahasan, Jong-Hoon Kim -Washington State University

Plasma Dry Process Technology Development of Glass-Epoxy Film on the Silicon Substrate to Fabricate RDL for Future GPU/AI Application

Takahide Murayama, Muneyuki Sato, Akiyoshi Suzuki, Atsuhito Ihori, Tetsushi Fujinaga, Yasuhiro Morikawa - ULVAC, Inc.

Fully Solid-State Integrated Capacitors Based on Carbon Nanofibers and Dielectrics with Specific Capacitances Higher than 200 nF/mm^2

Amin Saleem, Rickard Andersson, Maria Bylund, Charlotte Goemare, Guilhem Pacot, Shafiq Kabir, Vincent Desmaris - Smoltek

Application of Fan-Out Panel Level Packaging Techniques for Development of Flexible Hybrid Electronics Systems

Wei-Yuan Cheng, Shau-Fei Cheng – Industrial Technology Research Institute

Structuring of Laser Activated Polymers for **Sensor Applications**

Kevin Cromwell, Sebastian Bengsch, Maximilian Aue, Marc Wurz – Leibniz University

A Deep Learning Approach for Volterra **Kernel Extraction for Time Domain Simulation of Weakly Nonlinear Circuits**

Thong Nguyen, Xinying Wang – University of Illinois

224G Package Interconnect Study Based on a New Neural Network Modeling Approach Hui Liu, Qian Ding, Penglin Niu – Intel Corporation

High-Performance Reliability of SiP Module by Mold Encapsulation with EMI Shielding

Yu-Chou Tseng, Kuo-Hsien Liao, Alex Chan, Mark Gerber - Advanced Semiconductor Engineering, Inc.

Study of the Effect and Mechanism of a Cap Layer in Controlling the Statistical Variation of Via Extrusion

Golareh Jalilvand, Tengfei Jiang – University of Central

Least-Squares Method Built in Processing Model of Finite Element Analysis Utilized to Obtain Accurate Prediction for Non-Axisymmetric Warpage of 2L ETS MUF **FCCSP SiP**

Chih-Sung Chen, Nicholas Kao, Poyu Liao, Ssu-Cheng Lai, Don Son Jiang - Siliconware Precision Industries

Three-Dimensional Copper Foam-Filled **Elastic Conductive Composites with** Simultaneously Enhanced Mechanical, **Electrical, Thermal and Electromagnetic** Interference (EMI) Shielding Properties

Tan Lu, Han Gu, Tao Zhao, Yougen Hu, Pengli Zhu, Rong Sun – Shenzhen Institute of Advanced Technology, CAS; Ching-Ping Wong – Georgia Institute of Technology

Vertical Interconnect Technology for Enlarging Capacity on Micr-Solid Thin-Film Rechargeable Battery

Akihiro Horibe, Kuniaki Sueoka, Risa Miyazawa, Hiroyuki Mori – IBM Corporation

Dynamic Characteristics Evaluation on NCF Under Challenging Conditions and its Application

Tomonori Nakamura, Hiromi Shibahara, Osamu Watanabe, Tetsuya Utano, Daisuke Tani, Sung Chenhsiu Toru Maeda, Doug Day – Shinkawa Ltd; Hidekazu Yagi, Ryoji Kojima – Dexerials Corporation

Electrical and Mechanical Simulation With Finite-Element Model of Printed Inset Feed Microstrip Patch Antenna Under Uniaxial and Biaxial Bending

Yi Zhou, Rui Chen, Nahid Aslani Amoli, Sridhar Sivapurapu, Mohamed Bellaredj, Madhavan $Swaminathan,\,Suresh\,Sitaraman-Georgia\,Institute\,\,of$ **Technology**

Effects of Oven and Laser Sintering Parameters on the Electrical Resistance of IIP Nano-Silver Traces on Mesoporous PET **Before and During Fatigue Cycling**

Gurvinder Singh Khinda, Maan Z. Kokash, Mohammed Alhendi, Jack P. Lombardi, Darshana L. Weerawarne, Mark D. Poliks, Peter Borgesen – Binghamton University; Nancy C. Stoffel – GE Global Research

The Poisson's Ratio of Lead-Free Solder -The Often Forgotten but Important Material Proberty

KM Rafidh Hassan, Mohammad Alam, Jeffrey C. Suhling, Pradeep Lall – Auburn University

Multilayer Glass Substrate with High-**Density Via Structure for Inorganic Based** Multi-Chip Packaging Module

Toshiki Iwai, Taiji Sakai – Fujitsu Laboratories, Ltd.

Additive Laser Metal Deposition on Silicon Arad Azizi, Matthias Daeumer, Scott Schiffres -Binghamton University

UV-Stable and Transparent Polymer Modifications for Roll-to-Roll Processed Solar Photovoltaic (PV) Module Packaging Jinho Hah, Michael Sulkis, Minsoo Kang, Kyoung-sik

(Jack) Moon, Samuel Graham, C. P. Wong – Georgia Institute of Technology

Additive Laser Metal Deposition on Silicon Arad Azizi, Matthias Daeumer, Scott Schiffres - SUNY Binghamton

Thursday, May 30, 2019

Session 39: Interactive Presentations 3 Time: 9:00 AM - I I:00 AM

Committee: Interactive Presentations

Session Co-Chairs: Michael Mayer University of Waterloo Email: mmayer@uwaterloo.ca

Alan Huffman Micross Advanced Interconnect Technology

Email: alan.huffman@micross.com

Modeling and Design of Power Distribution Network for a Heterogeneous Integrated Active Interposer with Neuromorphic **Computing Circuits**

Min Miao, Jincan Zhang, Liyuan Wang, Huan Liu – Peking University; Xin Sun – Beijing Information Science and Technology University

PCB Microstrip Line Far-End Crosstalk Mitigation by Surface Mount Capacitors

Zhaoqing Chen – IBM Corporation

Systematic Failure Mode Based Underfill **Characterization Platform for Super Large**

Xiao Hu, Jiu Li, Shujun Dai, Shuming Lv, Chi Zhang, Shujie Cai, Nan Zhao, Xiongcai Kuang – HiSilicon Technologies Co., Ltd. A Huawei Company

New Cost-Effective Via-Last Approach by "One-Step TSV" After Wafer Stacking for **3D Memory Applications**

Masaya Kawano, Xiang-Yu Wang, Qin Ren – Institute of Microelectronics

Microstructure and Property Changes in Cu/Sn-58Bi/Cu Solder Joints During **Thermomigration**

Yu-An Shen, Shiqi Zhou, Hiroshi Nishikawa – Osaka University; Jiahui Li – City University of Hong Kong; K. N. Tu – University of California, Los Angeles

Chiplet Microassembly Printer

Eugene Chow, Brad Rupp, Anne Plochoweitz, Sergey Butylkov, Yunda Wang, Matthew Shreve, Sourbh Raychaudhuri, Lara Crawford, Jeng Ping Lu – Palo Alto Research Center Incorporated

Simulation and Experimental Validations of EM/TM/SM Physical Reliability for Interconnects Utilized in Stretchable and **Foldable Electronics**

Chang-Chun Lee, Oscar Chuang – National Tsing Hua; Chia-Ping Hsieh – National Taiwan University; Wei-Yuan Cheng, Steve Chiu – Industrial Technology Research Institute

A Complex Integrated Circuit Structure Transformation, Modeling and Simulation

Daixing Wang, Yudan Pi, Wei Wang, Yufeng Jin-Peking University

A Study on the Optimization of O2 Plasma Parameters on the Peel Adhesion Strength and Solder Wettability of SnBi58 Based Anisotropic Conductive Films

Shuye Zhang, Tiesong Lin, Peng He – Harbin Institute of Technology; Ming Yang – Hisilicon Optoelectronics Co., Ltd.; Kyung-Wook Paik – Korea Advanced Institute of Science and Technology

Numerical Analysis of the Influence of Polymeric Materials on a MEMS Package Performance Under Humidity and **Temperature Loads**

Mahesh Yalagach, Peter Filipp Fuchs - Polymer Competence Center Leoben GmbH; Luca Viero -AMS AG; Qi Tao - AT&S

Electromigration-Induced-Sn Grain Rotation in Lead-Free Flip Chip Solder Bumps

Mingliang Huang, Jiameng Kuang, Hongyu Sun – Dalian University of Technology

Low-Cost MT-Ferrule-Compatible Optical Connector for Co-Packaged Optics using Single-Mode Polymer Waveguide

Akihiro Noriki, Takeru Amano - National Institute of Advanced Industrial Science and Technology

Characterization of Coated Silver Wire Bond Interface Using TEM

Murali Sarangapani, Eric Tan, Swee Seng, Jason Wong Chin Yeung – Heraeus

Research on Applied Reliability of BGA Solder Balls in Extreme Marine Environment

Liyuan Liu, Tao Lu, Daojun Luo — MIIT Fifth Electronics Research Institute

Influence of Single/Double Sweeping Modes and Sweeping Voltage Increments/Polarities on Measurement of TSV Leakage Current

Qinghua Zeng, Jing Chen, Yufeng Jin – Peking University

Preparation and Application of Cu-Ag Composite Solder Preform for Power Electronic Packaging

Dongxiao Zhang, Zhiwen Chen, Li Liu – Wuhan University of Technology Zhaoxia Zhou, Canyu Liu, Stuart Robertson, Changqing Liu – Loughborough University

Improving the Solder Wettability via Atmospheric Plasma Technology

Sagung Kencana, Yee-Wen Yen, Yu-Lin Kuo

– National Taiwan University of Science and
Technology; Wallace Chuang, Eckart Schellkes –
Robert Bosch Taiwan Co.

Orthogonal Quilt Packaging 3D Integration for High Energy Particle Detectors

Jason Kulick, Tian Lu, Carlos Ortega – Indiana Integrated Circuits, LLC; Christopher Kenney, Julie Segal Stanford University; Gary Bernstein – University of Notre Dame

Electroless Plating on 3D Printed Parts for RF Circuit Applications

Nicholas Bannon, Mohd Ifwat Mohd Ghazali, Amanpreet Kaur, Premjeet Chahal – Michigan State University

Carbonized Electrodes for Electrochemical Sensing

Mohammad Aminul Haque, Nicole McFarlane – The University of Tennessee, Knoxville; Nickolay V. Lavrik, Dale Hensley – Oak Ridge National Laboratory

Rectangular Waveguide and Interconnect Using Additive Manufacturing for W-Band

Kyoung Youl Park – Agency for Defense
Development; Mohd Ifwat Ghazali, Premjeet
Chahal – Michigan State University; Nophadon
Wiwatcharagoses – King Mongkut's University of
Technology at North Bangkok

Moldability Challenges Associated with the Assembly of Thicker IC Packages

Sadia Naseem, Jack Chiang, Bob Lee, Jason Chien – Texas Instruments, Inc.

Highly Compact, Multiband Composite-Right/Left-Handed (CRLH) Transmission Line Based Stub for Tri-Band GPS Applications

Hae-In Kim, Seahee Hwangbo, Yong-Kyu Yoon – University of Florida

Thursday, May 30, 2019

Session 40: Interactive Presentations 4
Time: 2:00 PM - 4:00 PM

Committee: Interactive Presentations

Session Co-Chairs: Mark Eblen

Kyocera Corporation Email: mark.eblen@kyocera.com

Jeffrey Lee

iST-Integrated Service Technology, Inc. Email: jeffrey_lee@istgroup.com

Die Thickness Optimization for Preventing Electro-Thermal Fails Induced by Solder Voids in Power Devices

Dario Vitello, Andrea Albertinetti, Marco Rovitto – STMicroelectronics

Reversed Pulsed Electrodeposition of Nanostructured Nickel Tungsten With Controlled Grain Structure as an Effective Diffusion Barrier Layer

Nazila Dadvand – Texas Instruments, Inc.

3-T Decoupling Capacitors for Improved PDN in LPDDR4/4X/5 System

Sunil Gupta – Qualcomm Technologies, Inc.

Improved Correlation Between Accelerated Board Level Reliability (BLR) Testing and Customer BLR Results Using a Hybrid Closed-Form/Finite Element Methodology

Maxim Serebreni, Natalie Hernandez, Gil Sharon, Nathan Blattau, Craig Hillman – DfR Solutions

Fabrication and Reliability Demonstration of 3 µm Diameter Photo Vias at 15 µm Pitch in Thin Photosensitive Dielectric Dry Film for 2.5 D Glass Interposer Applications

Daichi Okamot, Yoko Shibasaki, Daisuke Shibata, Tadahiko Hanada – Taiyo Ink Mfg. Co. Ltd.; Fuhan Liu, Mohanalingam Kathaperumal, Rao R. Tummala – Georgia Institute of Technology

Pre-Cure Modification of Electrically Conductive Adhesive for Low-Temperature Interconnection

Jinto George, David Danovitch – University of Sherbrooke; Alexandre Leblanc, Eric Savage – IBM Corporation

RDL-1st Fan-Out Panel Level Packaging (FOPLP) for Heterogeneous and Economical Packaging

Nagendra Sekhar Vasarla, Srinivasa Rao Vempati, F. X. Che, Ser Choong Chong, Kazunori Yamamoto – Institute of Microelectronics A*STAR

Epoxy Composites with Surface Modified Silicon Carbide Fillers for High-Temperature Molding Compounds

Fan Wu, Nicholas C. Mitchell, Bo Song, Kyoung-Sik Moon, C. P. Wong – Georgia Institute of Technology

Ultra-Low Resistivity and High Electrical Stability Silo-Ag ECAs Produced from Curing Chemistry Optimization for Flexible Electronics

Xueqiao Wang, Kyoung-sik Moon, C. P. Wong

– Georgia Institute of Technology; Bo Song –
GLOBALFOUNDRIES

Physics of Failure Based Simulation and Experimental Testing of Quad Flat No-Lead Package

Jia-Shen Lan, Mei-Ling Wu — National Sun Yat-Sen University

Study of Design Optimization Method for Ultra-Low Power Micro Gas Sensor

Eiji Nakamura, Keiji Matsumoto – IBM Research; Andrea Fasoli, Luisa Bozano – IBM Research; Hiroyuki Mori – IBM Research

An Assessment of Electromigration in 2.5D Packaging

Jiefeng Xu, Huayan Wang, Jing Wang, Stephen R. Cain, S. B. Park Binghamton University; Scott McCann, Ho Hyung Lee, Gamal Refai-Ahmed – Xilinx, Inc.

Diffusion Enhanced Drive sub 100 °C Wafer Level Fine-Pitch Cu-Cu Thermocompression Bonding for 3D IC Integration

Asisa Kumar Panigrahi, Tamal Ghosh, Siva Rama Krishna Vanjari, Shiv Govind Singh – Indian Institute of Technology, Hyderabad

Extremely Detailed Package Level Thermal Modeling for an Enhaced Understanding of Passive Cooling Techniques in Wireless Products

Daniel Cox, Bhagyashree Ganore, Richard Perry, Sidharth Dalmia – Intel Corporation

Development of Sheet Type Molding Compound for Panel Level Package

Akira Nakao, KazuhiroDohi, YuiSuzuki, Masakazu Hirose – Sanyu Rec Co., Ltd.

Defect Detection for the TSV Transmission Channel Using Machine Learning Approach

Huan Liu, Runiu Fang, Yufeng Jin – Peking University; Min Miao – Beijing Information Science and Technology University

Direct Printing of Heat Sinks, Cases and Power Connectors on Insulated Substrate using Selective Laser Melting Techniques

Rabih Khazaka, Donatien Martineau, Toni Youssef, Thanh Long Le, Stephane Azzopardi – Safran

Novel Solder Pads for Self-Aligned Flip-Chip Assembly

Yves Martin, Swetha Kamlapurkar, Nathan Marchack, Jae-Woong Nah, Tymon Barwicz – IBM Corporation

Integration and Characterization of InP Dies on Silicon Interconnect Fabric

Eric Sorensen, Boris Vaisband, SivaChandra Jangam, Subramanian S. Iyer — University of California, Los Angeles; Tim Shirley — Keysight Technologies

Server CPU Package Design Using PoINT Architecture

Arun Chandrasekhar, Vijaya Boddu, Erich Chuh, Krishna Bharath, Farzaneh Yahyaei-Moayyed, Srikrishnan Venkataraman, Sriram Srinivasan, Ram Viswanath, Ritesh Jain, Huthasana Kalyanam – Intel Corporation

Highly Reliable Die Attach Silver Joint with Pressure-Less Sintering Process

Sihai Chen, Christine LaBarbera, Ning-Cheng Lee
– Indium Corporation; William Shambach, Jordan
Palmer – Rochester Institute of Technology; Xuanyi
Ding – Cornell University

3D Power Packaged Device Thermo-Mechanical Modeling and Stress Analysis After Reliability Trials

 $Lucrezia\ Guarino-STM icroelectronics$

High-Density Ultra-Thin Organic Substrate for Advanced Flip Chip Package

Nokibul Islam, Seung Wook Yoon, K. H. Tan, Tony Chen – STATS ChipPAC Pte. Ltd.

Millimeter Wave Dual Polarization Design Using Frequency Selective Surface (FSS) for 5G Base-Station Applications

Chi-Hau Yang, Chung-Yi Hsu, Lih-Tyng Hwang – National Sun Yat-Sen University.

Low-Loss Additively Deposited Ultra-Short Copper Paste Interconnections in 3D Antenna-Integrated Packages for 5G and IoT Applications

Atom Watanabe, Yiteng Wang, Markondeya R. Pulugurtha, Vanessa Smet, Manos Tentzeris, Rao Tummala – Georgia Institute of Technology; Nobuo Ogura – Nagase & Co., Ltd.

Direct Bonding of Low-Temperature Heterogeneous Dielectrics

Serena Iacovo, Lan Peng, Alain Phommahaxay, Fumihiro Inoue, Patrick Verdonck, Soon-Wook Kim, Erik Sleeckx, Miller Andy, Gerald Beyer, Eric Beyne – IMEC

Twist Testing for Flexible Electronics

 $\label{lem:chow} \mbox{Justin Chow, Suresh Sitaraman} - \mbox{Georgia Institute of} \\ \mbox{Technology; Jeffrey Meth} - \mbox{DuPont} \\$

Modelling and Experimental Demonstration of Microfluidic Cooling for a Heterogeneous 2.5D IC

Sreejith Kochupurackal Rajan, Md Obaidul Hossen, Thomas Sarvey, Ankit Kaul, Muhannad Bakir – Georgia Institute of Technology; Gary May – University of California, Davis

Friday, May 31, 2019

Session 41: Student Interactive Presentations

Time: 8:30 AM - 10:30 AM

Committee: Interactive Presentations

Session Co-Chairs: Kristina Young-Fisher GLOBALFOUNDRIES Email: Kristina.Young-Fisher@ globalfoundries.com

Ibrahim Guven Virginia Commonwealth University Email: iguven@vcu.edu

Low-Temperature Transient Liquid Phase (TLP) Bonding Using Eutectic Sn-In Solder Anisotropic Conductive Films (ACFs) for Flexible Ultrasonic Transducers

Jae-Hyeong Park, Kyung-Wook Paik – Korea Advanced Institute of Science and Technology; Jongcheol Park – National NanoFab Center South Korea

Room-Temperature Wire Bonding with Pd Coated Cu Wire on Al Pads: Reliable Ball Bonds using 2-Stage Optimization

Nicholas Kam, Michael Hook, Michael Mayer – University of Waterloo; Celal Con, Karim Karim – KA Imaging

On-Chip ESD Monitor

Kannan Kalappurakal Thankappan, Boris Vaisband, Subramanian S. Iyer – University of California, Los Angeles

Preparation and Characterization of Electroplated Cu/Graphene Composite

Xin Wang, Jian Cai, Yang Hu – Tsinghua University

Quantifying the Impact of RF Probing Variability on TRL Calibration for LTCC Substrates

Ömer Faruk Yildiz, David Dahl, Christian Schuster – The Institut fur Theoretische Elektrotechnik

Effects of NCF and UBM Materials on Electromigration Reliabilities of Sn-Ag Microbumps for Advanced 3D Packaging

Kirak Son, Gahui Kim, Hyodong Ryu, Young-Cheon Kim, Jeong Sam Han, Young-Bae Park – Andong National University; Gyu-Tae Park – Amkor Technology, Inc.; Ho-Young Son, Nam-Seog Kim – SK hynix Inc.; Cheol-Woong Yang – Sungkyunkwan University

Ag Diffusion Control Through Sn Bump on a Sequential Plating Based Process

Abderrahim EL Amrani, Etienne Paradis, David Danovitch, Dominique Drouin – University of Sherbrooke

Mechanical Reliability Assessment of Cu6Sn5 Intermetallic Compound and Multilayer Structures in Cu/Sn Interconnects for 3D IC Applications

Jui-Yang Wu, C. Robert Kao – National Taiwan University

A Study on the Anchoring Polymer Layer (APL) Anisotropic Conductive Films (ACFs) With Self-Exposed Surface of Conductive Particles for Ultra-Fine Pitch Chip-on-Glass (COG) Applications

Dal-Jin Yoon, Kyung-Wook Paik – Korea Advanced Institute of Science and Technology

Bending Properties of Fine Pitch Flexible CIF (Chip-in-Flex) Packages Using APL (Anchoring Polymer Layer) ACFs (Anisotropic Conductive Films)

Ji-Hye Kim, Dal-Jin Yoon, Kyung-Wook Paik – Korea Advanced Institute of Science and Technology

Effect of the Curing Properties and Viscosities of Non-Conductive Films (NCFs) on Sn-Ag Flip Chip Solder Bump Joint Morphology and Reliability

HanMin Lee, SeYong Lee, SangMyung Shin, Kyung-Wook Paik – Korea Advanced Institute of Science and Technology; TaeJin Choi, SooIn Park – Doosan Corporation Electro-Materials BG

Experimental Investigations on Vertical Ultrasonic Assisted Low-Temperature Sintering Process

Henning Seefisch, Jens Twiefel – Leibniz University Hannover

Pressureless Transient Liquid Phase Sintering Bonding of Sn-58Bi with Ni Particles for High-Temperature Packaging Applications

Kyung Deuk Min, Kwang-Ho Jung, Choong-Jae Lee, Seung-Boo Jung – Sungkyunkwan University

Epoxy/Cyanate Ester Copolymer for High-Temperature Encapsulant Applications

Jiaxiong Li, Kyoung-Sik Moon, C. P. Wong – Georgia Institute of Technology

Low-Temperature Ag-Ag Direct Bonding Technology for Advanced Chip-Package Interconnection

Jiaqi Wu, Chin C. Lee – University of California, Irvine

Reliability of Micro-Alloyed SnAgCu Based Solder Interconnections for Various Harsh Applications

Sinan Su, Francy Akkara, Anto Raj, Seth Gordon, Sharath Sridhar, Sivasubramanian Thirugnanasambandam, Sa'd Hamasha, Jeffery Suhling, John Evans – Auburn University; Cong Zhao – Apple, Inc.

A Miniaturized and High-Performance 28GHz AiP with Integrated Metamaterials

Mei Xue - IMECAS

Automatic Transient Thermal Impedance Tester for Quality Inspection of Soldered and Sintered Power Electronic Devices on Panel and Tile Level

Maximilian Schmid, Sri Krishna Bhogaraju, Gordon Elger – Technical University of Applied Research

Time 0 Void Evolution and Effect on Electromigration

Jiefeng Xu, Van Lai Pham, Huayan Wang, Stephen R. Cain, S.B. Park – Binghamton University; Scott McCann, Ho Hyung Lee, Gamal Refai-Ahmed – Xilinx, Inc.

Quintuple Band Quarter Wavelength Stub Using Unbalanced Bridged CRLH Transmission Lines

Renuka Bowrothu, Seahee Hwangbo, Yong-Kyu Yoon – University of Florida

Product Level Design Optimization for 2.5D Package Shock Impact Reliability

Huayan Wang, Jing Wang, Jiefeng Xu, Vanlai Pham, Seungbae Park – Binghamton University; Hohyung Lee, Gamal Refai-Ahmed – Xilinx, Inc.

Microstructure of Sn-Ag-Cu (SAC) Solder Joints by Mass-Reflow (MR) and Thermo-Compression Bonding (TCB) Process

Jinho Hah, Jack Moon, CP Wong – Georgia Institute of Technology; Yongja Kim – Samsung Electronics Company, Ltd.

Novel Decapsulation Method for Silver-Based Wire Bond Semiconductor Packages with High Reliability Using Mixed Salt Acid Chemistry

Yong Ja Kim – Samsung Electronics Company, Ltd.; Jinho Hah, Kyoung Sik (Jack), C. P. Wong – Georgia Institute of Technology

2019 TECHNOLOGY CORNER EXHIBITS

Today's high-tech companies are being very selective in choosing the conferences and trade shows where they will exhibit their products and services. Each year more companies have determined that ECTC provides them the opportunity to identify superior prospects. The primary reason is that the engineers and managers who attend ECTC hold decision-making positions at the world's leading electronics equipment and component manufacturers. The attendees are attracted by ECTC's strong technical program and excellent Exhibition attendance. Authors in the field believe that ECTC offers the best forum for presenting their work. Exhibit hours will be from 9:00 AM to Noon and 1:30 to 6:30 PM on Wednesday, May 29, and 9:00 AM to Noon and 1:30 to 4:00 PM on Thursday, May 30. The demand for booths in the exhibit hall continues to be very high, and once again all booths are already reserved. Following is a list of exhibitors as of Feb. 5, 2019. The 2019 Exhibit Brochure, a current exhibitor list, and a booth layout showing the available booths can be found on the ECTC web site at www. ectc.net under the heading Exhibits. Should you need additional information or have questions, call Joe Gisler at +1-480-288-6660 or email gislerhj.ectc@etv.net

3D Systems Packaging Research Advance Reproductions Corp **AGC** Al Technology Inc. Akrometrix, LLC Alpha Novatech, Inc. Amkor Technology, Inc. Asahi Kasei Corporation ASE Group ASM Pacific Technology ATO Tech Germany GmbH Binghamton University Cadence Design Systems, Inc. Camtek USA Inc. Canon USA CEA-LETI Circuits Multi-Projets (CMP) **CPS Technologies Corporation CVInc DECA** Technologies DISCO Hi-Tec America, Inc. DOWA International Corp. Dupont Electronics and Imaging **EMD** Performance Materials Evatec NA Inc. EV Group, Inc. ficonTEC Finetech FlipChip International Fraunhofer Center for Applied Fraunhofer Institute for Reliability FUJIFILM Electronic Materials

HD MicroSystems, LLC

Henkel Electronic Materials

Heraeus Electronics Hitachi Chemical Co., Ltd. i3 Electronics IBM Canada Ltd. Integrated Service Technology (iST) Interconnect Systems, Inc. JSR Micro, Inc. Kyocera America LINTEC of AMERICA INC. Malico Inc. Mentor, A Siemens Business Micross Advanced Interconnect Tech. Mini-Systems, Inc. (MSI) Mitsui Chemicals America Nagase America Corporation NAMICS Technologies, Inc. Neu Dynamics Corp. Nepes Corporation Nikon Metrology, Inc. Nitto Inc. Nordson DAGE Nordson SONOSCAN(R), Inc. NTK Technologies, Inc. Ntrium Inc. PAC TECH USA Palomar Technologies Inc. Panasonic Factory Solutions Panasonic Industrial Devices Sales Co. Plasma-Therm, LLC Promex Industries Inc. **PURE TECHNOLOGIES** QualiTau

Rudolph Technologies Samtec, Inc. Sanyu Rec Company Ltd. SavansSys SCHOTT North America, Inc. Senju Comtek SET North America SHENMAO AMERICA, Inc. Shin-Etsu MicroSi, Inc. Shinkawa USA, Inc. Shinko Electric America SPTS Technologies Ltd. STATS ChipPAC, a JCET Company Suss Microtec TAIYO INK MFG. CO., LTD TATSUTA USA Inc. TechSearch International Inc. TECNISCO, LTD. ThreeBond International, Inc. Teikoku Taping Systems TOK America Toray International America Towa USA Corporation TRESKY GmbH Trymax Unisem Xperi - Invensas **XYZTEC** Yield Engineering Systems YOLE DEVELOPPEMENT ZEISS Zuken, Inc. Zymet, Inc.

CONFERENCE REGISTRATION FOR ECTC:

Online: Submit your registration electronically via www.ectc.net. Your registration must be received by the cutoff date, May 2, 2019, to qualify for the early registration discounts.

You may contact our registration staff at Irenzi@renziandco.com for additional information. Payment can be made by Visa, Mastercard, or American Express.

HOTEL RESERVATIONS

The Cosmopolitan of Las Vegas \bullet 3708 S. Las Vegas Blvd. \bullet Las Vegas, NV 89109 USA Hotel reservations for ECTC can be made one of two ways:

Quik-Pak, a Division of Promex

Royce Instruments

I) Contact The Cosmopolitan of Las Vegas at +1-877-551-7772 and reference the ECTC Conference to receive the conference rate of US\$166 per night.

or ...

2) Log onto www.ectc.net and click on the Location tab near the top of the page to find a special online hotel registration link.

Note about Hotel Rooms

Attendees should note that only reputable sites should be used to book a hotel room for ECTC. Be advised that you may receive emails about booking a hotel room for ECTC from third-party companies. These emails and sites are not to be trusted. The only formal communication ECTC will convey about hotel rooms will come in the form of ECTC e-blasts or ECTC emails from our Executive Committee. ECTC's only authorized site for reserving a room is through our website (www.ectc. net). You may, however, use other trusted sites that you have personally used in the past to book travel. Please be advised, there are scam artists out there, and if it's too good to be true, it likely is. Should you have any questions about booking a hotel room, please contact ECTC staff at: Irenzi@renziandco.com

69th Electronic Components & Technology Conference

2019 ECTC REGISTRATION INFORMATION				
Conference Registration		Advance Registration	Door Registration	
IEEE Member	Attendee (full ECTC conference)	US\$750	US\$860	
	Attendee (Joint ECTC + ITHERM conferences)	\$1000	\$1160	
	Attendee One-Day Registration	\$565	\$565	
	Speaker or Chair (full ECTC conference)	\$625	\$765	
	Speaker or Chair One-Day Registration	\$430	\$430	
Non-IEEE Member	Attendee (full ECTC conference)	\$950	\$1055	
	Attendee (Joint ECTC + ITHERM conferences)	\$1110	\$1375	
	Attendee One-Day Registration	\$565	\$565	
	Speaker or Chair (full ECTC conference)	\$625	\$765	
	Speaker or Chair One-Day Registration	\$430	\$430	
Student	Attendee or Speaker (full conference)	\$315	\$315	
Exhibits				
Access to Exhibits Only (not attending conference)		\$25	\$25	
Exhibit Booth Attendant		\$0	\$0	
Professional Develop	ment Courses (PDCs) Note: all PDCs include a lur	ncheon		
IEEE Member	Full PDC (both a.m. and p.m.)	\$605	\$710	
	Single PDC (a.m. or p.m.)	\$420	\$500	
Non-IEEE Member	Full PDC (both a.m. and p.m.)	\$655	\$710	
	Single PDC (a.m. or p.m.)	\$470	\$500	
Student	Full PDC (both a.m. and p.m.) or Single PDC	\$130	\$130	
Other Registration O	ptions			
Extra Proceedings		\$100	\$100	
Extra Luncheon Tickets		\$65	\$65	
Cancellation Fee		\$50	\$50	

Please log onto www.ectc.net/registration to register for the 2019 ECTC.

There will be no refunds or cancellations after May 2, 2019. Please note that a \$50 cancellation fee will be in effect for all cancellations made on or prior to May 2, 2019. Substitutions can be made at any time.

For additional information about registration or ECTC please contact us at: Renzi & Company, Inc. • Phone: +1-703-863-2223 • Email: renziandco2@gmail.com

*If you join IEEE **BEFORE** you register for the 2019 ECTC you can save on registration fees and receive a Electronics Packaging Society (EPS) membership free for one year!

To take advantage of this offer, visit: https://www.ieee.org/membership-application/public/join.html?grade=Member&promo=EPS2019FREE

At the URL, create your IEEE Web Account. Once complete, proceed to the Shopping Cart and enter EPS2019FREE in the promotion code box.

Click "Apply" and the Shopping Cart will be updated to show the discount. Use your new IEEE membership ID number and register for ECTC at the discounted IEEE Member Rate.

*Non-IEEE members can join IEEE and save \$100 or more on ECTC registration and receive EPS membership free for 2019. Existing IEEE members receive a free EPS membership for the remainder of 2019 with ECTC registration.

CONFERENCE SPONSORS

PLATINUM





www.statschippac.com

GOLD



www.amkor.com

cādence

www.cadence.com



www.asahi-kasei.co.jp



www.corning.com/worldwide



www.atotech.com



www.decatechnologies.com



www.dupont.com/electronic-materials



















www.lintec-usa.com



www.micross.com



www.nepes.us



www.pactech.com



www.spil.com



www.spts.com



TAIYO INK MFG. CO., LTD.



www.zeiss.com

SILVER







www.taiyo-hd.co.jp

₩ SMOLTEK

www.appliedmaterials.com

www.micron.com

www.lamresearch.com

www.smoltek.com

PROGRAM











www.yieldengineering.com

averasemi.com

www.globalfoundries.com

TOTE BAGS BADGE LANYARD HD MicroSystems www.emdgroup.com STUDENT RECEPTION AND BEST STUDENT INTERACTIVE PRESENTATION INTEL BEST STUDENT PAPER Www.ti.com/support-packaging/packaging-information.html INTERNET THUMB DRIVE Camtek

REFRESHMENT BREAK







www.jsrmicro.com



www.microsoft.com



www.camtek.com



www.amkor.com

MEDIA

Official Media Sponsor

Chip Scale Review

www.chipscalereview.com

Additional Media Sponsors



www.i-micronews.com



electroiq.com



www.meptec.com



www.3dincites.com



www.magneticsmagazine.com



www.semiconductorpackagingnews.com



www.circuitassembly.com



www.memsjournal.com



www.yole.fr



FIRST CLASS U.S. POSTAGE PAID RALEIGH, NC PERMIT NO. 2172

IEEE EPS 445 Hoes Lane, Piscataway, NJ 08854-4141 USA

Mailroom: If the person on this label is no longer employed at your company, please route this information brochure to his/ her replacement or department manager. Route to: Attn: Engineers, scientists and technical managers

Sponsored by:





Official Media Sponsor:



Media Sponsors:



















Advance Registration through May 2, 2019 - Hotel Reservations through April 26, 2019 For more information, visit: www.ectc.net

Mark Your Calendar for ECTC 2020 Walt Disney World Swan & Dolphin Resort Lake Buena Vista, Florida, USA May 26-29, 2020